

## **EMC OPTIMIZED CAN TRANSCEIVER**

#### **FEATURES**

- Qualified for Automotive Applications
- Customer-Specific Configuration Control Can Be Supported Along With Major-Change Approval
- Improved Drop-In Replacement for the TJA1040
- Meets or Exceeds the Requirements of ISO 11898-5
- GIFT / ICT Compliant
- ESD Protection up to ±8 kV (Human-Body Model) on Bus Pins
- Low-Current Standby Mode With Bus Wake-Up, <12 μA Max</li>
- High Electromagnetic Immunity (EMI)
- Low Electromagnetic Emissions (EME)
- Bus-Fault Protection of –27 V to 40 V
- Dominant Time-Out Function
- Thermal Shutdown Protection
- Power-Up/Down Glitch-Free Bus Inputs and Outputs
  - High Input Impedance with Low V<sub>CC</sub>
  - Monotonic Outputs During Power Cycling

#### **APPLICATIONS**

- GMW3122 Dual-Wire CAN Physical Layer
- SAE J2284 High-Speed CAN for Automotive Applications
- SAE J1939 Standard Data Bus Interface
- ISO 11783 Standard Data Bus Interface
- NMEA 2000 Standard Data Bus Interface
- Industrial Automation
  - DeviceNet<sup>™</sup> Data Buses (Vendor ID #806)


#### DESCRIPTION

The SN65HVD1040 meets or exceeds the specifications of the ISO 11898 standard for use in applications employing a Controller Area Network (CAN). The device is qualified for use in automotive applications.

As a CAN transceiver, this device provides differential transmit capability to the bus and differential receive capability to a CAN controller at signaling rates up to 1 megabit per second (Mbps)<sup>(1)</sup>.

 The signaling rate of a line is the number of voltage transitions that are made per second, expressed in the units bps (bits per second).

#### **FUNCTIONAL BLOCK DIAGRAM**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DeviceNet is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **DESCRIPTION (CONTINUED)**

Designed for operation in especially harsh environments, the SN65HVD1040 features cross-wire, over-voltage, and loss of ground protection from –27 V to 40 V, over-temperature protection, a –12 V to 12 V common-mode range, and withstands voltage transients from –200 V to 200 V, according to ISO 7637.

STB (pin 8) provides two different modes of operation: high-speed mode or low-current standby mode. The high-speed mode of operation is selected by connecting STB (pin 8) to ground.


If a high logic level is applied to the STB pin of the SN65HVD1040, the device enters a low-current standby mode, while the receiver remains active in a low-power bus-monitor standby mode.

In the low-current standby mode, a dominant bit greater than 5  $\mu$ s on the bus is passed by the bus-monitor circuit to the receiver output. The local protocol controller may then reactivate the device when it needs to transmit to the bus.

A dominant-time-out circuit in the SN65HVD1040 prevents the driver from blocking network communication with a hardware or software failure. The time-out circuit is triggered by a falling edge on TXD (pin 1). If no rising edge is seen before the time-out constant of the circuit expires, the driver is disabled. The circuit is then reset by the next rising edge on TXD.

SPLIT (pin 5) is available as a  $V_{\rm CC}/2$  common-mode bus voltage bias for a split-termination network (see application information) .

The SN65HVD1040 is characterized for operation from -40°C to 125°C.



## ORDERING INFORMATION(1)

PART NUMBER	PACKAGE	MARKED AS	ORDERING NUMBER
SN65HVD1040-Q1	SOIC-8	H1040Q	SN65HVD1040QDRQ1 (reel)

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.



# **ABSOLUTE MAXIMUM RATINGS**(1)(2)

		VALUE
$V_{CC}$	Supply voltage	-0.3 V to 7 V
	Voltage range at bus terminals (CANH, CANL, SPLIT)	−27 V to 40 V
Io	Receiver output current	20 mA
$V_{I}$	Voltage input, transient pulse <sup>(3)</sup> (CANH, CANL)	-200 V to 200 V
$V_{I}$	Voltage input range (TXD, STB)	–0.5 V to 6 V
$T_J$	Junction temperature	−40°C to 170°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **ELECTROSTATIC DISCHARGE PROTECTION**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	VALUE
	Human-Body Model (2)	Bus terminals (CANH, CANL, SPLIT) and GND	±8 kV
Electrostatic discharge <sup>(1)</sup>	numan-body woder	All pins	±4 kV
Electrostatic discharge (*)	Charged-Device Model (3)	All pins	±1 kV
	Machine Model		±200 V

<sup>(1)</sup> All typical values at 25°C.

## RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.75	5.25	V
V <sub>I</sub> or V <sub>IC</sub>	Voltage at any bus terminal (separately of	or common mode)	-12	12	V
V <sub>IH</sub>	High-level input voltage	TVD STB	2	5.25	V
$V_{IL}$	Low-level input voltage	ly or common mode)  TXD, STB	0	0.8	V
V <sub>ID</sub>	Differential input voltage		-6	6	V
	High level output ourrent	Driver	-70		mA
IOH	Voltage at any bus terminal (separately of High-level input voltage  Low-level input voltage	Receiver	-2		mA
	Low lovel output ourrent	Driver		70	A
I <sub>OL</sub>	OL Low-level output current	Receiver		2	mA
TJ	Junction temperature	See Thermal Characteristics table		150	°C

## **SUPPLY CURRENT**

over recommended operating conditions (unless otherwise noted)

	PARAM	ETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Standby mode	STB at V <sub>CC</sub> , V <sub>I</sub> = V <sub>CC</sub>		6	12	μΑ
I <sub>CC</sub>	5-V supply current	Dominant	$V_I = 0 \text{ V}, 60-\Omega \text{ load, STB at 0 V}$		50	70	A
		Recessive	$V_I = V_{CC}$ , No load, STB at 0 V		6	10	mA

<sup>(2)</sup> All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

<sup>(3)</sup> Tested in accordance with ISO 7637, test pulses 1, 2, 3a, 3b, 5, 6, and 7.

<sup>(2)</sup> Tested in accordance JEDEC Standard 22, Test Method A114-A.

<sup>3)</sup> Tested in accordance JEDEC Standard 22, Test Method C101.



## **DEVICE SWITCHING CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	TINU
t <sub>d(LOOP1)</sub>	Total loop delay, driver input to receiver output, recessive to dominant	Figure 9, STB at 0 V	90	230	no
t <sub>d(LOOP2)</sub>	Total loop delay, driver input to receiver output, dominant to recessive	rigule 9, STB at 0 V	90	230	ns

## DRIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>O(D)</sub>	Bus output voltage (dominant)	CANH	$V_I = 0 \text{ V}$ , STB at 0 V, $R_L = 60 \Omega$ ,	2.9	3.4	4.5	V
• O(D)	bus output voltage (dominant)	CANL	See Figure 1 and Figure 2	0.8		1.75	V
$V_{O(R)}$	Bus output voltage (recessive)		$V_I$ = 3 V, STB at 0 V, $R_L$ = 60 $\Omega$ , See Figure 1 and Figure 2	2	2.5	3	V
V <sub>O</sub>	Bus output voltage (standby mod	le)	STB at Vcc, $R_L = 60 \Omega$ , See Figure 1 and Figure 2	-0.1		0.1	V
V	Differential output voltage (domir	ant)	$V_I$ = 0 V, $R_L$ = 60 $\Omega$ , STB at 0 V, See Figure 1, Figure 2, and Figure 3	1.5		3	V
$V_{OD(D)}$	Differential output voltage (dontil	iarit)	$V_I$ = 0 V, $R_L$ = 45 $\Omega$ , STB at 0 V, See Figure 1, Figure 2, and Figure 3	1.4		3	V
$V_{OD(R)}$	Differential output voltage (reces	sive)	$V_I$ = 3 V, STB at 0 V, $R_L$ = 60 $\Omega$ , See Figure 1 and Figure 2	-0.012		0.012	V
()	, -		V <sub>I</sub> = 3 V, STB at 0 V, No Load	-0.5		0.05	
$V_{\text{SYM}}$	Output symmetry (dominant or recessive) (V <sub>O(CANH)</sub> + V <sub>O(CANL)</sub> )		STB at 0 V, $R_L = 60 \Omega$ , See Figure 13	0.9 V <sub>CC</sub>	$V_{CC}$	1.1 V <sub>CC</sub>	V
V <sub>OC(ss)</sub>	Steady-state common-mode outp	out voltage		2	2.3	3	V
$\Delta V_{OC(ss)}$	Change in steady-state common output voltage	-mode	STB at 0 V, $R_L = 60 \Omega$ , Figure 8		30		mV
I <sub>IH</sub>	High-level input current, TXD inp	ut	V <sub>I</sub> at V <sub>CC</sub>	-2		2	
I <sub>IL</sub>	Low-level input current, TXD input	ut	V <sub>I</sub> at 0 V	-50		-10	μΑ
I <sub>O(off)</sub>	Power-off TXD output current		V <sub>CC</sub> at 0 V, TXD at 5 V			1	
			V <sub>CANH</sub> = -12 V, CANL open, See Figure 11	-120	-85		
	Short aircuit atoudy state autout	ourront	V <sub>CANH</sub> = 12 V, CANL open, See Figure 11		0.4	1	mA
I <sub>OS(ss)</sub>	Short-circuit steady-state output	Curterii	V <sub>CANL</sub> = -12 V, CANH open, See Figure 11	-1	-0.6		ША
		V <sub>CANL</sub> = 12 V, CANH open, See Figure 11		75	120		
Co	Output capacitance		See receiver input capacitance				

<sup>(1)</sup> All typical values are at  $25^{\circ}$ C with a 5-V supply.

## **DRIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high level output		25	65	120	
t <sub>PHL</sub>	Propagation delay time, high-to-low level output	STD at 0.1/ See Figure 4	25	45	120	
t <sub>r</sub>	Differential output signal fall time  STB at 0 V, See Figure 4			25		ns
t <sub>f</sub>				45		
t <sub>en</sub>	Enable time from standby mode to dominant	See Figure 7			10	μs
t <sub>(dom)</sub>	Dominant time-out	↓V <sub>I</sub> , See Figure 10	300	450	700	μs



## RECEIVER ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage, high-speed mode	STR at 0.V. See Table 4		800	900	
V <sub>IT-</sub>	Negative-going input threshold voltage, high-speed mode	STB at 0 V, See Table 1	500	650		mV
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT</sub> –)		100	125		
V <sub>IT</sub>	Input threshold voltage, standby mode	STB at V <sub>CC</sub>	500		1150	
V <sub>OH</sub>	High-level output voltage	I <sub>O</sub> = −2 mA, See Figure 6	4	4.6		V
$V_{OL}$	Low-level output voltage	I <sub>O</sub> = 2 mA, See Figure 6		0.2	0.4	V
I <sub>I(off)</sub>	Power-off bus input current	CANH = CANL = 5 V, V <sub>CC</sub> at 0 V, TXD at 0 V			3	μΑ
I <sub>O(off)</sub>	Power-off RXD leakage current	V <sub>CC</sub> at 0 V, RXD at 5 V			20	μΑ
C <sub>I</sub>	Input capacitance to ground, (CANH or CANL)	TXD at 3 V, V <sub>I</sub> = 0.4 sin (4E6πt) + 2.5 V		12		pF
C <sub>ID</sub>	Differential input capacitance	TXD at 3 V, $V_1 = 0.4 \sin (4E6\pi t)$		2		
R <sub>ID</sub>	Differential input resistance	TVD -+ 2 V CTD -+ 2 V	30		80	l-O
R <sub>IN</sub>	Input resistance, (CANH or CANL)	TXD at 3 V, STB at 0 V	15	30	40	kΩ
R <sub>I(m)</sub>	Input resistance matching [1 – (R <sub>IN (CANH)</sub> ) / R <sub>IN (CANL)</sub> )] x 100%	$V_{(CANH)} = V_{(CANL)}$	-3	0	3	%

<sup>(1)</sup> All typical values are at 25°C with a 5-V supply.

## RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		60	90	130	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	CTD at 0.1/ Can Figure 6	45	70	130	ns
t <sub>r</sub>	Output signal rise time	STB at 0 V , See Figure 6		8		ns
t <sub>f</sub>	Output signal fall time			8		ns
t <sub>BUS</sub>	Dominant time required on bus for wake-up from standby	STB at V <sub>CC</sub> , See Figure 12	1.5		5	μs

## **STB PIN CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
$I_{IH}$	High-level input current	STB at V <sub>CC</sub>	-10	0	
$I_{IL}$	Low-level input current	STB at 0 V	-10	0	μΑ

## **SPLIT PIN CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vo	Output voltage	–500 μA < I <sub>O</sub> < 500 μA	0.3 V <sub>CC</sub>	0.5 V <sub>CC</sub>	0.7 V <sub>CC</sub>	V
I <sub>O(stb)</sub>	Leakage current, standby mode	STB at 2 V, $-12 \text{ V} \le \text{V}_0 \le 12 \text{ V}$	-5		5	μΑ



## THERMAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\theta_{\sf JA}$	Junction-to-air thermal resistance	Low-K thermal resistance <sup>(1)</sup>	211 131			°C/W
		High-K thermal resistance				
$\theta_{JB}$	Junction-to-board thermal resistance			53		-C/VV
$\theta_{JC}$	Junction-to-case thermal resistance			79		
P <sub>D</sub>	Average power dissipation	$V_{CC}=5~V,~T_j=27^{\circ}C,~R_L=60~\Omega,~STB~at~0~V,~Input~to~TXD~at~500~kHz,~50\%~duty~cycle~square~wave,~C_L~at~RXD=15~pF$	112			
		$V_{CC}$ = 5.5 V, $T_j$ = 130°C, $R_L$ = 45 Ω, STB at 0 V, Input to TXD at 500 kHz, 50% duty cycle square wave, $C_L$ at RXD = 15 pF			170	mW
	Thermal shutdown temperature			185		°C

(1) Tested in accordance with the Low-K or High-K thermal metric definitions of EIA/JESD51-3 for leaded surface-mount packages.

## **FUNCTION TABLES**

## **DRIVER**

INP	UTS	OUTI	BUS STATE		
TXD <sup>(1)</sup>	TXD <sup>(1)</sup> STB <sup>(1)</sup>		CANL <sup>(1)</sup>	BUSSIAIE	
L	L	Н	L	DOMINANT	
Н	X	Z	Z	RECESSIVE	
Open	X	Z	Z	RECESSIVE	
X	H or Open	Z	Z	RECESSIVE	

(1) H = high level; L = low level; X = irrelevant; ? = indeterminate; Z = high impedance

#### **RECEIVER**

DIFFERENTIAL INPUTS V <sub>ID</sub> = V(CANH) - V(CANL)	STB	OUTPUT RXD <sup>(1)</sup>	BUS STATE
V <sub>ID</sub> ≥ 0.9 V	L	L	DOMINANT
V <sub>ID</sub> ≥ 1.15 V	H or Open	L	DOMINANT
0.5 V < V <sub>ID</sub> < 0.9 V	Х	?	?
V <sub>ID</sub> ≤ 0.5 V	Х	Н	RECESSIVE
Open	Х	Н	RECESSIVE

(1) H = high level; L = low level; X = irrelevant; ? = indeterminate; Z = high impedance



## PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Voltage, Current, and Test Definition




Figure 2. Bus Logic-State Voltage Definitions




Figure 3. Driver  $V_{\text{OD}}$  Test Circuit




Figure 4. Driver Test Circuit and Voltage Waveforms



## PARAMETER MEASUREMENT INFORMATION (continued)





Figure 5. Receiver Voltage and Current Definitions



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  125 kHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns,  $Z_O =$  50  $\Omega$ .
- B.  $C_L$  includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 6. Receiver Test Circuit and Voltage Waveforms

**INPUT** OUTPUT R VCANL  $|V_{ID}|$ **V<sub>CANH</sub>** 900 mV –11.1 V -12 V L 12 V 11.1 V 900 mV L  $V_{\text{OL}}$ 6 V -6 V -12 V L 12 V 6 V 6 V L Н -11.5 V -12 V 500 mV 500 mV Н 12 V 11.5 V -12 V -6 V 6 V Н  $V_{OH}$ 6 V 12 V 6 V Н Н Open Χ Open

Table 1. Differential Input Voltage Threshold Test








Figure 7. t<sub>en</sub> Test Circuit and Waveform



NOTE: All  $V_1$  input pulses are from 0 V to  $V_{CC}$  and supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 6$  ns. Pulse Repetition Rate (PRR) = 125 kHz, 50% duty cycle.


Figure 8. Common-Mode Output Voltage Test and Waveforms



A. All  $V_1$  input pulses are from 0 V to  $V_{CC}$  and supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 6$  ns. Pulse Repetition Rate (PRR) = 125 kHz, 50% duty cycle.

Figure 9. t<sub>(LOOP)</sub> Test Circuit and Waveform





- A. All  $V_I$  input pulses are from 0 V to  $V_{CC}$  and supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 6$  ns. Pulse Repetition Rate (PRR) = 500 Hz, 50% duty cycle.
- B.  $C_L = 100 \text{ pF}$  includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 10. Dominant Time-Out Test Circuit and Waveforms






Figure 11. Driver Short-Circuit Current Test and Waveform



- A. For V<sub>I</sub> bit width  $\leq$  0.7  $\mu$ s, V<sub>O</sub> = V<sub>OH</sub>. For V<sub>I</sub> bit width  $\geq$  5  $\mu$ s, V<sub>O</sub> = V<sub>OL</sub>. V<sub>I</sub> input pulses are supplied from a generator with the following characteristics: t<sub>i</sub>/t<sub>f</sub> < 6 ns.
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 12. t<sub>BUS</sub> Test Circuit and Waveform






A. All  $V_I$  input pulses are from 0 V to  $V_{CC}$  and supplied by a generator having the following characteristics:  $t_r/t_f \le 6$  ns, Pulse Repetition Rate (PRR) = 250 kHz, 50% duty cycle.

Figure 13. Driver Output Symmetry Test Circuit



# **Equivalent Input and Output Schematic Diagrams**





## **APPLICATION INFORMATION**




Figure 14. Typical Application Using Split Termination for Stabilization




Figure 15. Split Pin Stabilization Circuitry and Application



#### PACKAGE OPTION ADDENDUM

9-Feb-2007

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins P	ackage Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65HVD1040QDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# D (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265