



Precision, 20MHz, 0.9pA, Low-Noise, RRIO, CMOS Operational Amplifier with Shutdown

Check for Samples: [OPA320](#), [OPA2320](#), [OPA320S](#), [OPA2320S](#)

FEATURES

- **Precision with Zero-Crossover Distortion:**
 - **Low Offset Voltage: 150 μ V (max)**
 - **High CMRR: 114dB**
 - **Rail-to-Rail I/O**
- **Low Input Bias Current: 0.9pA (max)**
- **Low Noise: 7nV/ $\sqrt{\text{Hz}}$ at 10kHz**
- **Wide Bandwidth: 20MHz**
- **Slew Rate: 10V/ μ s**
- **Quiescent Current: 1.45mA/ch**
- **Single-Supply Voltage Range: 1.8V to 5.5V**
- **OPA320S, OPA2320S:**
 - **I_Q in Shutdown Mode: 0.1 μ A**
- **Unity-Gain Stable**
- **Small Packages:**
 - **SOT23, MSOP, DFN**

APPLICATIONS

- **High-Z Sensor Signal Conditioning**
- **Transimpedance Amplifiers**
- **Test and Measurement Equipment**
- **Programmable Logic Controllers (PLCs)**
- **Motor Control Loops**
- **Communications**
- **Input/Output ADC/DAC Buffers**
- **Active Filters**

DESCRIPTION

The OPA320 (single) and OPA2320 (dual) are a new generation of precision, low-voltage CMOS operational amplifiers optimized for very low noise and wide bandwidth while operating on a low quiescent current of only 1.45mA.

The OPA320 series is ideal for low-power, single-supply applications. Low-noise (7nV/ $\sqrt{\text{Hz}}$) and high-speed operation also make them well-suited for driving sampling analog-to-digital converters (ADCs). Other applications include signal conditioning and sensor amplification.

The OPA320 features a linear input stage with zero-crossover distortion that delivers excellent common-mode rejection ratio (CMRR) of typically 114dB over the full input range. The input common-mode range extends 100mV beyond the negative and positive supply rails. The output voltage typically swings within 10mV of the rails.

In addition, the OPAx320 have a wide supply voltage range from 1.8V to 5.5V with excellent PSRR (106dB) over the entire supply range, making them suitable for precision, low-power applications that run directly from batteries without regulation.

The OPA320 (single version) is available in a SOT23-5 package; the OPA320S shut-down single version is available in an SOT23-6 package. The dual OPA2320 is offered in SO-8, MSOP-8, and DFN-8 packages, and the OPA2320S (dual with shut-down) in an MSOP-10 package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

FilterPro is a trademark of Texas Instruments Incorporated.

All other trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION⁽¹⁾

| PRODUCT | PACKAGE-LEAD | PACKAGE DESIGNATOR | PACKAGE MARKING, QUANTITY |
|-------------------------|--------------|--------------------|---------------------------|
| OPA320 | SOT23-5 | DBV | RAC |
| OPA320S ⁽²⁾ | SOT23-6 | DBV | RAE |
| OPA2320 | MSOP-8 | DGK | OCLQ |
| | DFN-8 | DRG | OCMQ |
| | SO-8 | D | O2320A |
| OPA2320S ⁽²⁾ | MSOP-10 | DGS | TBD |

(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet, or visit the device product folder at www.ti.com.

(2) Product preview device.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range, unless otherwise noted.

| | | OPA320, OPA320S, OPA2320, OPA2320S | UNIT |
|---------------------------------------------|----------------------------|------------------------------------|------|
| Supply voltage, $V_S = (V+) - (V-)$ | | 6 | V |
| Signal input pins | Voltage ⁽²⁾ | $(V-) - 0.5$ to $(V+) + 0.5$ | V |
| | Current ⁽²⁾ | ± 10 | mA |
| Output short-circuit current ⁽³⁾ | | Continuous | mA |
| Operating temperature, T_A | | -40 to +150 | °C |
| Storage temperature, T_{STG} | | -65 to +150 | °C |
| Junction temperature, T_J | | +150 | °C |
| ESD ratings | Human body model (HBM) | 4000 | V |
| | Charged device model (CDM) | 1000 | V |
| | Machine model (MM) | 200 | V |

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current limited to 10mA or less.

(3) Short-circuit to ground, one amplifier per package.

ELECTRICAL CHARACTERISTICS: $V_S = +1.8V$ to $+5.5V$ or $\pm 0.9V$ to $\pm 2.75V$
Boldface limits apply over the specified temperature range, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$.

At $T_A = +25^\circ\text{C}$, $R_L = 10\text{k}\Omega$ connected to $V_S/2$, $V_{CM} = V_S/2$, $V_{OUT} = V_S/2$, and $\text{SHDN } \bar{x} = V_{S+}$, unless otherwise noted.

| PARAMETER | TEST CONDITIONS | OPA320, OPA320S, OPA2320, OPA2320S | | | UNIT |
|--------------------------------------------------|-----------------|---------------------------------------------------------------------------------------------------|--------------|-----------------------------|------------------------------|
| | | MIN | TYP | MAX | |
| OFFSET VOLTAGE | | | | | |
| Input offset voltage | V_{OS} | | 40 | 150 | μV |
| vs Temperature | dV_{OS}/dT | $V_S = +5.5V$ | 1.5 | 5 | $\mu\text{V}/^\circ\text{C}$ |
| vs Power supply | PSR | $V_S = +1.8V$ to $+5.5V$ | 5 | 20 | $\mu\text{V}/V$ |
| Over temperature | | $V_S = +1.8V$ to $+5.5V$ | 15 | | $\mu\text{V}/V$ |
| Channel separation | At 1kHz | | 130 | | dB |
| INPUT VOLTAGE | | | | | |
| Common-mode voltage range | V_{CM} | | $(V-) - 0.1$ | $(V+) + 0.1$ | V |
| Common-mode rejection ratio | CMRR | $V_S = 5.5V$, $(V-) - 0.1V < V_{CM} < (V+) + 0.1V$ | 100 | 114 | dB |
| Over temperature | | | 96 | | dB |
| INPUT BIAS CURRENT | | | | | |
| Input bias current | I_B | | ± 0.2 | ± 0.9 | pA |
| Over temperature | | $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ | | ± 50 | pA |
| | | OPA2320, OPA2320S, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ | | ± 400 | pA |
| | | OPA320, OPA320S, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ | | ± 600 | pA |
| Input offset current | I_{OS} | | ± 0.2 | ± 0.9 | pA |
| Over temperature | | $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$ | | ± 50 | pA |
| | | $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ | | ± 400 | pA |
| NOISE | | | | | |
| Input voltage noise | | $f = 0.1\text{Hz}$ to 10Hz | | 2.8 | μV_{PP} |
| Input voltage noise density | e_n | $f = 1\text{kHz}$ | | 8.5 | $\text{nV}/\sqrt{\text{Hz}}$ |
| | | $f = 10\text{kHz}$ | | 7 | $\text{nV}/\sqrt{\text{Hz}}$ |
| Input current noise density | i_n | $f = 1\text{kHz}$ | | 0.6 | $\text{fA}/\sqrt{\text{Hz}}$ |
| INPUT CAPACITANCE | | | | | |
| Differential | | | | 5 | pF |
| Common-mode | | | | 4 | pF |
| OPEN-LOOP GAIN | | | | | |
| Open-loop voltage gain | A_{OL} | $0.1V < V_O < (V+) - 0.1V$, $R_L = 10\text{k}\Omega$ | 114 | 132 | dB |
| | | $0.1V < V_O < (V+) - 0.1V$, $R_L = 10\text{k}\Omega$ | 100 | 130 | dB |
| | | $0.2V < V_O < (V+) - 0.2V$, $R_L = 2\text{k}\Omega$ | 108 | 123 | dB |
| | | $0.2V < V_O < (V+) - 0.2V$, $R_L = 2\text{k}\Omega$ | 96 | 130 | dB |
| Phase margin | PM | $V_S = 5V$, $C_L = 50\text{pF}$ | | 47 | Degrees |
| FREQUENCY RESPONSE | | | | | |
| $V_S = 5.0V$, $C_L = 50\text{pF}$ | | | | | |
| Gain bandwidth product | GBP | Unity gain | | 20 | MHz |
| Slew rate | SR | $G = +1$ | | 10 | $\text{V}/\mu\text{s}$ |
| Settling time | t_S | To 0.1%, 2V step, $G = +1$ | | 0.25 | μs |
| | | To 0.01%, 2V step, $G = +1$ | | 0.32 | μs |
| | | To 0.0015%, 2V step, $G = +1$ ⁽¹⁾ | | 0.5 | μs |
| Overload recovery time | | $V_{IN} \times G > V_S$ | | 100 | ns |
| Total harmonic distortion + noise ⁽²⁾ | THD+N | $V_O = 4V_{PP}$, $G = +1$, $f = 10\text{kHz}$, $R_L = 10\text{k}\Omega$ | | 0.0005 | % |
| | | $V_O = 2V_{PP}$, $G = +1$, $f = 10\text{kHz}$, $R_L = 600\Omega$ | | 0.0011 | % |

(1) Based on simulation.

(2) Third-order filter; bandwidth = 80kHz at -3dB .

ELECTRICAL CHARACTERISTICS: $V_S = +1.8V$ to $+5.5V$ or $\pm 0.9V$ to $\pm 2.75V$ (continued)

Boldface limits apply over the specified temperature range, $T_A = -40^\circ C$ to $+125^\circ C$.

At $T_A = +25^\circ C$, $R_L = 10k\Omega$ connected to $V_S/2$, $V_{CM} = V_S/2$, $V_{OUT} = V_S/2$, and $\overline{SHDN} x = V_{S+}$, unless otherwise noted.

| PARAMETER | TEST CONDITIONS | OPA320, OPA320S, OPA2320, OPA2320S | | | UNIT | | |
|----------------------------------------------------|-----------------|----------------------------------------------------------------------------|---------------------------------------------------------|----------|---------------------|-------------|-----------|
| | | MIN | TYP | MAX | | | |
| OUTPUT | | | | | | | |
| Voltage output swing from both rails | V_O | $R_L = 10k\Omega$ | | 10 | 20 | mV | |
| | | $R_L = 2k\Omega$ | | 25 | 35 | mV | |
| Over temperature | | $R_L = 10k\Omega$ | | | 30 | mV | |
| | | $R_L = 2k\Omega$ | | | 45 | mV | |
| Short-circuit current | I_{SC} | $V_S = 5.5V$ | | ± 65 | | mA | |
| Capacitive load drive | C_L | | See Typical Characteristics | | | | |
| Open-loop output resistance | R_O | $I_O = 0mA$, $f = 1MHz$ | | 90 | | Ω | |
| SHUTDOWN⁽³⁾ | | | | | | | |
| Quiescent current per amplifier | I_{QSD} | All amplifiers disabled, $\overline{SHDN} = V_-$ | | 0.1 | 0.5 | μA | |
| | | OPA2320S only, $\overline{SHDN} A = V_{S-}$, $\overline{SHDN} B = V_{S+}$ | | 1.6 | | mA | |
| | | OPA2320S only, $\overline{SHDN} A = V_{S+}$, $\overline{SHDN} B = V_{S-}$ | | 1.6 | | mA | |
| High-level input voltage | V_{IH} | Amplifier enabled | $0.7 \times V_{S+}$ | | 5.5 | V | |
| Low-level input voltage | V_{IL} | Amplifier disabled | | | $0.3 \times V_{S+}$ | V | |
| Amplifier enable time ⁽⁴⁾ | t_{ON} | $G = 1$, $V_{OUT} = 0.1 \times V_S/2$, full shutdown ⁽⁵⁾ | | 20 | | μs | |
| | | OPA2320S only, partial shutdown ⁽⁵⁾ | | 6 | | | |
| Amplifier disable time ⁽⁴⁾ | t_{OFF} | $G = 1$, $V_{OUT} = 0.1 \times V_S/2$ | | 3 | | μs | |
| | | $V_{IH} = 5V$ | | 0.13 | | μA | |
| \overline{SHDN} pin input bias current (per pin) | | $V_{IL} = 0V$ | | 0.04 | | μA | |
| | | | | | | | |
| POWER SUPPLY | | | | | | | |
| Specified voltage range | V_S | | 1.8 | | 5.5 | V | |
| Quiescent current per amplifier | I_Q | OPA320, OPA320S | $I_O = 0mA$, $V_S = +5.5V$ | 1.5 | 1.75 | mA | |
| | | Over temperature | $I_O = 0mA$, $V_S = +5.5V$ | | | 1.85 | mA |
| | | OPA2320, OPA2320S | $I_O = 0mA$, $V_S = +5.5V$ | 1.45 | 1.6 | mA | |
| | | Over temperature | $I_O = 0mA$, $V_S = +5.5V$ | | | 1.7 | mA |
| | | Power-on time | $V+ = 0V$ to $5V$, to 90% I_Q level | | 28 | | μs |
| | | | | | | | |
| TEMPERATURE | | | | | | | |
| Specified range | | | -40 | | +125 | $^\circ C$ | |
| Operating range | | | -40 | | +150 | $^\circ C$ | |

(3) Specified by design and characterization; not production tested.

(4) Disable time (t_{OFF}) and enable time (t_{ON}) are defined as the time between the 50% point of the signal applied to the \overline{SHDN} pin and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level.

(5) Full shutdown refers to the dual OPA2320S having both A and B channels disabled ($\overline{SHDN} A = \overline{SHDN} B = V_{S-}$). For partial shutdown, only one \overline{SHDN} pin is exercised; in this mode, the internal biasing and oscillator remain operational and the enable time is shorter.

THERMAL INFORMATION: OPA320, OPA320S

| THERMAL METRIC ⁽¹⁾ | | OPA320 | OPA320S | UNITS |
|-------------------------------|----------------------------------------------|-------------|-------------|-------|
| | | DBV (SOT23) | DBV (SOT23) | |
| | | 5 PINS | 6 PINS | |
| θ_{JA} | Junction-to-ambient thermal resistance | 219.3 | 177.5 | °C/W |
| $\theta_{JC(top)}$ | Junction-to-case(top) thermal resistance | 107.5 | 108.9 | |
| θ_{JB} | Junction-to-board thermal resistance | 57.5 | 27.4 | |
| Ψ_{JT} | Junction-to-top characterization parameter | 7.4 | 13.3 | |
| Ψ_{JB} | Junction-to-board characterization parameter | 56.9 | 26.9 | |
| $\theta_{JC(bottom)}$ | Junction-to-case(bottom) thermal resistance | N/A | N/A | |

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).


THERMAL INFORMATION: OPA2320, OPA2320S

| THERMAL METRIC ⁽¹⁾ | | OPA2320 | | | OPA2320S | UNITS |
|-------------------------------|----------------------------------------------|---------|------------|-----------|------------|-------|
| | | D (SO) | DGK (MSOP) | DRG (DFN) | DGS (MSOP) | |
| | | 8 PINS | 8 PINS | 8 PINS | 10 PINS | |
| θ_{JA} | Junction-to-ambient thermal resistance | 122.6 | 174.8 | 50.6 | 171.5 | °C/W |
| $\theta_{JC(top)}$ | Junction-to-case(top) thermal resistance | 67.1 | 43.9 | 54.9 | 43.0 | |
| θ_{JB} | Junction-to-board thermal resistance | 64.0 | 95.0 | 25.2 | 91.4 | |
| Ψ_{JT} | Junction-to-top characterization parameter | 13.2 | 2.0 | 0.6 | 1.9 | |
| Ψ_{JB} | Junction-to-board characterization parameter | 63.4 | 93.5 | 25.3 | 89.9 | |
| $\theta_{JC(bottom)}$ | Junction-to-case(bottom) thermal resistance | N/A | N/A | 5.7 | N/A | |


(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

PIN CONFIGURATIONS


**DBV PACKAGE
SOT23-5
(TOP VIEW)**




**DRG PACKAGE
DFN-8
(TOP VIEW)**




**DBV PACKAGE
SOT23-6
(TOP VIEW)**



**D, DGK PACKAGES
SO-8, MSOP-8
(TOP VIEW)**



**DGS PACKAGE
MSOP-10
(TOP VIEW)**



- (1) No internal connection.
- (2) Connect thermal pad to V-.

TYPICAL CHARACTERISTICS

At $T_A = +25^\circ\text{C}$, $V_{CM} = V_{OUT} = \text{mid-supply}$, and $R_L = 10\text{k}\Omega$, unless otherwise noted.




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_{CM} = V_{OUT} = \text{mid-supply}$, and $R_L = 10\text{k}\Omega$, unless otherwise noted.




Figure 7.




Figure 8.




Figure 9.




Figure 10.




Figure 11.




Figure 12.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_{CM} = V_{OUT} = \text{mid-supply}$, and $R_L = 10\text{k}\Omega$, unless otherwise noted.

INPUT VOLTAGE NOISE SPECTRAL DENSITY vs FREQUENCY




Figure 13.

0.1Hz TO 10Hz INPUT VOLTAGE NOISE




Figure 14.

CLOSED-LOOP GAIN vs FREQUENCY




Figure 15.

CLOSED-LOOP GAIN vs FREQUENCY




Figure 16.

MAXIMUM OUTPUT VOLTAGE vs FREQUENCY




Figure 17.

OUTPUT VOLTAGE SWING vs OUTPUT CURRENT (MSOP-8)




Figure 18.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_{CM} = V_{OUT} = \text{mid-supply}$, and $R_L = 10\text{k}\Omega$, unless otherwise noted.

OPEN-LOOP OUTPUT IMPEDANCE vs FREQUENCY




Figure 19.

SMALL-SIGNAL OVERSHOOT vs LOAD CAPACITANCE




Figure 20.

THD+N vs AMPLITUDE




Figure 21.

THD+N vs FREQUENCY




Figure 22.

THD+N vs FREQUENCY




Figure 23.

CHANNEL SEPARATION vs FREQUENCY (for Dual)




Figure 24.

TYPICAL CHARACTERISTICS (continued)

At $T_A = +25^\circ\text{C}$, $V_{CM} = V_{OUT} = \text{mid-supply}$, and $R_L = 10\text{k}\Omega$, unless otherwise noted.

SLEW RATE vs SUPPLY VOLTAGE




Figure 25.

SMALL-SIGNAL STEP RESPONSE




Figure 26.

SMALL-SIGNAL STEP RESPONSE




Figure 27.

LARGE-SIGNAL STEP RESPONSE vs TIME




Figure 28.

APPLICATION INFORMATION

OPERATING VOLTAGE

The OPA320 series op amps are unity-gain stable and can operate on a single-supply voltage (1.8V to 5.5V), or a split supply voltage ($\pm 0.9V$ to $\pm 2.75V$), making them highly versatile and easy to use. The power-supply pins should have local bypass ceramic capacitors (typically $0.001\mu F$ to $0.1\mu F$). The OPA320 amplifiers are fully specified from +1.8V to +5.5V and over the extended temperature range of $-40^{\circ}C$ to $+125^{\circ}C$. Parameters that can exhibit variance with regard to operating voltage or temperature are presented in the [Typical Characteristics](#).

INPUT AND ESD PROTECTION

The OPA320 incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes also provide in-circuit input overdrive protection, provided that the current is limited to 10mA as stated in the [Absolute Maximum Ratings](#). Many input signals are inherently current-limited to less than 10mA; therefore, a limiting resistor is not required. [Figure 29](#) shows how a series input resistor (R_S) may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value should be kept to the minimum in noise-sensitive applications.




Figure 29. Input Current Protection

RAIL-TO-RAIL INPUT

The OPA320 product family features true rail-to-rail input operation, with supply voltages as low as $\pm 0.9V$ (1.8V). The design of the OPA320 amplifiers include an internal charge-pump that powers the amplifier input stage with an internal supply rail at approximately 1.6V above the external supply (V_{S+}). This internal supply rail allows the single differential input pair to operate and remain very linear over a very wide input common-mode range. A unique zero-crossover input topology eliminates the input offset transition region typical of many rail-to-rail, complementary input stage operational amplifiers. This topology allows the OPA320 to provide superior common-mode performance ($CMRR > 110dB$, typical) over the entire common-mode input range, which extends 100mV beyond both power-supply rails. When driving analog-to-digital converters (ADCs), the highly linear V_{CM} range of the OPA320 assures maximum linearity and lowest distortion.

PHASE REVERSAL

The OPA320 op amps are designed to be immune to phase reversal when the input pins exceed the supply voltages, therefore providing further in-system stability and predictability. [Figure 30](#) shows the input voltage exceeding the supply voltage without any phase reversal.





Figure 30. No Phase Reversal

FEEDBACK CAPACITOR IMPROVES RESPONSE

For optimum settling time and stability with high-impedance feedback networks, it may be necessary to add a feedback capacitor across the feedback resistor, R_F , as shown in Figure 31. This capacitor compensates for the zero created by the feedback network impedance and the OPA320 input capacitance (and any parasitic layout capacitance). The effect becomes more significant with higher impedance networks.



NOTE: Where C_{IN} is equal to the OPA320 input capacitance (approximately 9pF) plus any parasitic layout capacitance.

Figure 31. Feedback Capacitor Improves Dynamic Performance

It is suggested that a variable capacitor be used for the feedback capacitor because input capacitance may vary between op amps and layout capacitance is difficult to determine. For the circuit shown in Figure 31, the value of the variable feedback capacitor should be chosen so that the input resistance times the input capacitance of the OPA320 (typically 9pF) plus the estimated parasitic layout capacitance equals the feedback capacitor times the feedback resistor:

$$R_{IN} \times C_{IN} = R_F \times C_F$$

Where:

C_{IN} is equal to the OPA320 input capacitance (sum of differential and common-mode) plus the layout capacitance.

The capacitor value can be adjusted until optimum performance is obtained.

EMI SUSCEPTIBILITY AND INPUT FILTERING

Operational amplifiers vary in susceptibility to electromagnetic interference (EMI). If conducted EMI enters the operational amplifier, the dc offset observed at the amplifier output may shift from the nominal value while EMI is present. This shift is a

result of signal rectification associated with the internal semiconductor junctions. While all operational amplifier pin functions can be affected by EMI, the input pins are likely to be the most susceptible. The OPA320 operational amplifier family incorporates an internal input low-pass filter that reduces the amplifiers response to EMI. Both common-mode and differential mode filtering are provided by the input filter. The filter is designed for a cut-off frequency of approximately 580MHz (-3dB), with a roll-off of 20dB per decade.

OUTPUT IMPEDANCE

The open-loop output impedance of the OPA320 common-source output stage is approximately 90Ω. When the op amp is connected with feedback, this value is reduced significantly by the loop gain. For example, with 130dB (typ) of open-loop gain, the output impedance is reduced in unity-gain to less than 0.03Ω. For each decade rise in the closed-loop gain, the loop gain is reduced by the same amount, which results in a ten-fold increase in effective output impedance. While the OPA320 output impedance remains very flat over a wide frequency range, at higher frequencies the output impedance rises as the open-loop gain of the op amp drops. However, at these frequencies the output also becomes capacitive as a result of parasitic capacitance. This in turn prevents the output impedance from becoming too high, which can cause stability problems when driving large capacitive loads. As mentioned previously, the OPA320 has excellent capacitive load drive capability for an op amp with its bandwidth.

CAPACITIVE LOAD AND STABILITY

The OPA320 is designed to be used in applications where driving a capacitive load is required. As with all op amps, there may be specific instances where the OPA320 can become unstable. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier is stable in operation. An op amp in the unity-gain (+1V/V) buffer configuration and driving a capacitive load exhibits a greater tendency to become unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the op amp output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases as the capacitive loading increases. When operating in the unity-gain configuration, the OPA320 remains stable with a pure capacitive load up to approximately 1nF.

The equivalent series resistance (ESR) of some very large capacitors ($C_L > 1\mu\text{F}$) is sufficient to alter the phase characteristics in the feedback loop such that the amplifier remains stable. Increasing the amplifier closed-loop gain allows the amplifier to drive increasingly larger capacitance. This increased capability is evident when observing the overshoot response of the amplifier at higher voltage gains, as shown in Figure 33. One technique for increasing the capacitive load drive capability of the amplifier operating in unity gain is to insert a small resistor (R_S), typically 10Ω to 20Ω , in series with the output, as shown in Figure 32.

This resistor significantly reduces the overshoot and ringing associated with large capacitive loads. A possible problem with this technique is that a voltage divider is created with the added series resistor and any resistor connected in parallel with the capacitive load. The voltage divider introduces a gain error at the output that reduces the output swing. The error contributed by the voltage divider may be insignificant. For instance, with a load resistance, $R_L = 10\text{k}\Omega$ and $R_S = 20\Omega$, the gain error is only about 0.2%. However, when R_L is decreased to 600Ω , which the OPA320 is able to drive, the error increases to 7.5%.




Figure 32. Improving Capacitive Load Drive




Figure 33. Small-Signal Overshoot versus Capacitive Load (100mV_{PP} output step)

OVERLOAD RECOVERY TIME

Overload recovery time is the time it takes the output of the amplifier to come out of saturation and recover to the linear region. Overload recovery is particularly important in applications where small signals must be amplified in the presence of large transients. Figure 34 and Figure 35 show the positive and negative overload recovery times of the OPA320, respectively. In both cases, the time elapsed before the OPA320 comes out of saturation is less than 100ns. In addition, the symmetry between the positive and negative recovery times allows excellent signal rectification without distortion of the output signal.




Figure 34. Positive Recovery Time




Figure 35. Negative Recovery Time

GENERAL LAYOUT GUIDELINES

The OPA320 is a wideband amplifier. To realize the full operational performance of the device, good high-frequency printed circuit board (PCB) layout practices are required. The bypass capacitors must be connected between each supply pin and ground as close to the device as possible. The bypass capacitor traces should be designed for minimum inductance.

LEADLESS DFN PACKAGE

The OPA320 series uses the DFN style package (also known as SON), which is a QFN with contacts on only two sides of the package bottom. This leadless package maximizes PCB space and offers enhanced thermal and electrical characteristics through an exposed pad. One of the primary advantages of the DFN package is its low height (0.8mm).

DFN packages are physically small, have a smaller routing area, improved thermal performance, reduced electrical parasitics, and a pinout scheme that is consistent with other commonly-used packages (such as SO and MSOP). Additionally, the absence of external leads eliminates bent-lead issues.


The DFN package can easily be mounted using standard PCB assembly techniques. See Application Report, [QFN/SON PCB Attachment \(SLUA271\)](#) and Application Report, [Quad Flatpack No-Lead Logic Packages \(SCBA017\)](#), both available for download at www.ti.com. **The exposed leadframe die pad on the bottom of the DFN package should be connected to the most negative potential (V-).**

APPLICATION EXAMPLES

TRANSIMPEDANCE AMPLIFIER

Wide gain bandwidth, low input bias current, low input voltage, and current noise make the OPA320 an ideal wideband photodiode transimpedance amplifier. Low-voltage noise is important because photodiode capacitance causes the effective noise gain of the circuit to increase at high frequency.

The key elements to a transimpedance design, as shown in [Figure 36](#), are the expected diode capacitance (C_D), which should include the parasitic input common-mode and differential-mode input capacitance (4pF + 5pF for the OPA320); the desired transimpedance gain (R_F); and the gain-bandwidth (GBW) for the OPA320 (20MHz). With these three variables set, the feedback capacitor value (C_F) can be set to control the frequency response. C_F includes the stray capacitance of R_F , which is 0.2pF for a typical surface-mount resistor.



(1) C_F is optional to prevent gain peaking. It includes the stray capacitance of R_F .

Figure 36. Dual-Supply Transimpedance Amplifier

To achieve a maximally-flat, second-order Butterworth frequency response, the feedback pole should be set to:


$$\frac{1}{2\pi R_F C_F} = \sqrt{\frac{\text{GBW}}{4\pi R_F C_D}} \quad (1)$$

Bandwidth is calculated by:

$$f_{-3\text{dB}} = \sqrt{\frac{\text{GBW}}{2\pi R_F C_D}} \quad (\text{Hz}) \quad (2)$$

For even higher transimpedance bandwidth, consider the high-speed CMOS [OPA380](#) (90MHz GBW), [OPA354](#) (100MHz GBW), [OPA300](#) (180MHz GBW), [OPA355](#) (200MHz GBW), or [OPA656/57](#) (400MHz GBW).

For single-supply applications, the +IN input can be biased with a positive dc voltage to allow the output to reach true zero when the photodiode is not exposed to any light, and respond without the added delay that results from coming out of the negative rail; this configuration is shown in Figure 37. This bias voltage also appears across the photodiode, providing a reverse bias for faster operation.



(1) C_F is optional to prevent gain peaking. It includes the stray capacitance of R_F .

Figure 37. Single-Supply Transimpedance Amplifier

For additional information, refer to Application Bulletin (SBOA055), *Compensate Transimpedance Amplifiers Intuitively*, available for download at www.ti.com.

OPTIMIZING THE TRANSIMPEDANCE CIRCUIT

To achieve the best performance, components should be selected according to the following guidelines:

1. For lowest noise, select R_F to create the total required gain. Using a lower value for R_F and adding gain after the transimpedance amplifier generally produces poorer noise performance. The noise produced by R_F increases with the square-root of R_F , whereas the signal increases linearly. Therefore, signal-to-noise ratio improves when all the required gain is placed in the transimpedance stage.
2. Minimize photodiode capacitance and stray capacitance at the summing junction (inverting input). This capacitance causes the voltage noise of the op amp to be amplified (increasing amplification at high frequency). Using a low-noise voltage source to reverse-bias a

photodiode can significantly reduce its capacitance. Smaller photodiodes have lower capacitance. Use optics to concentrate light on a small photodiode.

3. Noise increases with increased bandwidth. Limit the circuit bandwidth to only that required. Use a capacitor across the R_F to limit bandwidth, even if not required for stability.
4. Circuit board leakage can degrade the performance of an otherwise well-designed amplifier. Clean the circuit board carefully. A circuit board guard trace that encircles the summing junction and is driven at the same voltage can help control leakage.

For additional information, refer to the Application Bulletins *Noise Analysis of FET Transimpedance Amplifiers* (SBOA060), and *Noise Analysis for High-Speed Op Amps* (SBOA066), available for download at the [TI web site](http://www.ti.com).

HIGH-IMPEDANCE SENSOR INTERFACE

Many sensors have high source impedances that may range up to $10\text{M}\Omega$, or even higher. The output signal of sensors often must be amplified or otherwise conditioned by means of an amplifier. The input bias current of this amplifier can load the sensor output and cause a voltage drop across the source resistance, as shown in Figure 38, where ($V_{IN+} = V_S - I_{BIAS} \times R_S$). The last term, $I_{BIAS} \times R_S$, shows the voltage drop across R_S . To prevent errors introduced to the system as a result of this voltage, an op amp with very low input bias current must be used with high impedance sensors. This low current keeps the error contribution by $I_{BIAS} \times R_S$ less than the input voltage noise of the amplifier, so that it does not become the dominant noise factor. The OPA320 series of op amps feature very low input bias current (typically 200fA), and are therefore ideal choices for such applications.




Figure 38. Noise as a Result of I_{BIAS}

DRIVING ADCS

The OPA320 series op amps are well-suited for driving sampling analog-to-digital converters (ADCs) with sampling speeds up to 1MSPS. The zero-crossover distortion input stage topology allows the OPA320 to drive ADCs without degradation of differential linearity and THD.

The OPA320 can be used to buffer the ADC switched input capacitance and resulting charge injection while providing signal gain. Figure 40 shows the OPA320 configured to drive the ADS8326.





Figure 39. Two Op Amp Instrumentation Amplifier with Improved High-Frequency Common-Mode Rejection



(1) Suggested value; may require adjustment based on specific application.

(2) Single-supply applications lose a small number of ADC codes near ground as a result of op amp output swing limitation. If a negative power supply is available, this simple circuit creates a -0.3V supply to allow output swing to true ground potential.

Figure 40. Driving the ADS8326

ACTIVE FILTER

The OPA320 is well-suited for active filter applications that require a wide bandwidth, fast slew rate, low-noise, single-supply operational amplifier. Figure 41 shows a 500kHz, second-order, low-pass filter using the multiple-feedback (MFB) topology. The components have been selected to provide a maximally-flat Butterworth response. Beyond the cutoff frequency, roll-off is -40dB/dec . The Butterworth response is ideal for applications requiring predictable gain characteristics, such as the anti-aliasing filter used in front of an ADC.

One point to observe when considering the MFB filter is that the output is inverted, relative to the input. If this inversion is not required, or not desired, a noninverting output can be achieved through one of these options:

1. adding an inverting amplifier;
2. adding an additional second-order MFB stage; or
3. using a noninverting filter topology, such as the Sallen-Key (shown in Figure 42).

MFB and Sallen-Key, low-pass and high-pass filter synthesis is quickly accomplished using TI's FilterPro™ program. This software is available as a free download at www.ti.com.




Figure 41. Second-Order Butterworth 500kHz Low-Pass Filter




Figure 42. OPA320 Configured as a Three-Pole, 20kHz, Sallen-Key Filter

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision C (August 2011) to Revision D | Page | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|-----------------------------------------------------------|-------------|-------------------------------------------------------------------------------------------|---|----------------------------------------------------------------------------------------|---|-----------------------------------------------------------------------------------------|---|-----------------------------------------------------------------------------------------------|---|-----------------------------------------------------------------------------------------------|---|-----------------------------------------------------------------------|---|-------------------------------------------------------------------------------------------|---|---------------------------------------------------------------------------------|---|-----------------------------------------------------------------|---|------------------------------------------|---|-------------------------------------------|---|-------------------------------------------------------------------------------------------|----|-------------------------------------------|----|-------------------------------------------|----|--------------------------------------------------------------------------------------------|----|
| • Changed status of OPA2320 SO-8 (D) to production data from product preview. | 2 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Changes from Revision B (March 2010) to Revision C</th> <th style="text-align: right;">Page</th> </tr> </thead> <tbody> <tr> <td>• Added $\overline{\text{SHDN}}$ value to Electrical Characteristics condition line</td> <td style="text-align: right;">3</td> </tr> <tr> <td>• Added new test condition row for Input Bias Current Over Temperature parameter</td> <td style="text-align: right;">3</td> </tr> <tr> <td>• Changed test condition for Phase Margin parameter in Electrical Characteristics</td> <td style="text-align: right;">3</td> </tr> <tr> <td>• Added test condition to Short-Circuit Current parameter in Electrical Characteristics</td> <td style="text-align: right;">4</td> </tr> <tr> <td>• Changed Shutdown subsection of Electrical Characteristics along with associated notes</td> <td style="text-align: right;">4</td> </tr> <tr> <td>• Changed Power Supply subsection of Electrical Characteristics</td> <td style="text-align: right;">4</td> </tr> <tr> <td>• Added values to Thermal Information tables, moved to new page, and updated format</td> <td style="text-align: right;">5</td> </tr> <tr> <td>• Removed D (SO-8) package pinout drawing from Pin Configurations section</td> <td style="text-align: right;">6</td> </tr> <tr> <td>• Changed names of pins 2 and 6 for DGS (MSOP-10) package</td> <td style="text-align: right;">6</td> </tr> <tr> <td>• Changed Figure 4</td> <td style="text-align: right;">7</td> </tr> <tr> <td>• Changed Figure 18</td> <td style="text-align: right;">9</td> </tr> <tr> <td>• Changed 100μs to 100ns in first paragraph of Overload Recovery Time section</td> <td style="text-align: right;">14</td> </tr> <tr> <td>• Changed Figure 34</td> <td style="text-align: right;">14</td> </tr> <tr> <td>• Changed Figure 35</td> <td style="text-align: right;">14</td> </tr> <tr> <td style="border-bottom: 1px solid black;">• Changed R_2 value in Figure 40 from 500Ω to 50kΩ</td> <td style="text-align: right; border-bottom: 1px solid black;">17</td> </tr> </tbody> </table> | | Changes from Revision B (March 2010) to Revision C | Page | • Added $\overline{\text{SHDN}}$ value to Electrical Characteristics condition line | 3 | • Added new test condition row for Input Bias Current Over Temperature parameter | 3 | • Changed test condition for Phase Margin parameter in Electrical Characteristics | 3 | • Added test condition to Short-Circuit Current parameter in Electrical Characteristics | 4 | • Changed Shutdown subsection of Electrical Characteristics along with associated notes | 4 | • Changed Power Supply subsection of Electrical Characteristics | 4 | • Added values to Thermal Information tables, moved to new page, and updated format | 5 | • Removed D (SO-8) package pinout drawing from Pin Configurations section | 6 | • Changed names of pins 2 and 6 for DGS (MSOP-10) package | 6 | • Changed Figure 4 | 7 | • Changed Figure 18 | 9 | • Changed 100 μ s to 100ns in first paragraph of Overload Recovery Time section | 14 | • Changed Figure 34 | 14 | • Changed Figure 35 | 14 | • Changed R_2 value in Figure 40 from 500 Ω to 50k Ω | 17 |
| Changes from Revision B (March 2010) to Revision C | Page | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| • Added $\overline{\text{SHDN}}$ value to Electrical Characteristics condition line | 3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| • Added new test condition row for Input Bias Current Over Temperature parameter | 3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| • Changed test condition for Phase Margin parameter in Electrical Characteristics | 3 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| • Added test condition to Short-Circuit Current parameter in Electrical Characteristics | 4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| • Changed Shutdown subsection of Electrical Characteristics along with associated notes | 4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| • Changed Power Supply subsection of Electrical Characteristics | 4 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| • Added values to Thermal Information tables, moved to new page, and updated format | 5 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| • Removed D (SO-8) package pinout drawing from Pin Configurations section | 6 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| • Changed names of pins 2 and 6 for DGS (MSOP-10) package | 6 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| • Changed Figure 4 | 7 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| • Changed Figure 18 | 9 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| • Changed 100 μ s to 100ns in first paragraph of Overload Recovery Time section | 14 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| • Changed Figure 34 | 14 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| • Changed Figure 35 | 14 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| • Changed R_2 value in Figure 40 from 500 Ω to 50k Ω | 17 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Peak Temp ⁽³⁾ | Samples (Requires Login) |
|------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|----------------------|------------------------------|-----------------------------|
| OPA2320AID | ACTIVE | SOIC | D | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | |
| OPA2320AIDGKR | ACTIVE | MSOP | DGK | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | |
| OPA2320AIDGKT | ACTIVE | MSOP | DGK | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | |
| OPA2320AIDR | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | |
| OPA2320AIDRGR | ACTIVE | SON | DRG | 8 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | |
| OPA2320AIDRGT | ACTIVE | SON | DRG | 8 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | |
| OPA320AIDBVR | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | |
| OPA320AIDBVT | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.


Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION
REEL DIMENSIONS

TAPE DIMENSIONS


| | |
|----|-----------------------------------------------------------|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

TAPE AND REEL INFORMATION

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| OPA2320AIDGKR | MSOP | DGK | 8 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| OPA2320AIDGKT | MSOP | DGK | 8 | 250 | 180.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| OPA2320AIDRGR | SON | DRG | 8 | 1000 | 330.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| OPA2320AIDRGT | SON | DRG | 8 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |
| OPA320AIDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.1 | 1.39 | 4.0 | 8.0 | Q3 |
| OPA320AIDBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 8.4 | 3.2 | 3.1 | 1.39 | 4.0 | 8.0 | Q3 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| OPA2320AIDGKR | MSOP | DGK | 8 | 2500 | 346.0 | 346.0 | 29.0 |
| OPA2320AIDGKT | MSOP | DGK | 8 | 250 | 210.0 | 212.7 | 35.0 |
| OPA2320AIDRGR | SON | DRG | 8 | 1000 | 346.0 | 346.0 | 29.0 |
| OPA2320AIDRGT | SON | DRG | 8 | 250 | 210.0 | 212.7 | 35.0 |
| OPA320AIDBVR | SOT-23 | DBV | 5 | 3000 | 190.5 | 212.7 | 31.8 |
| OPA320AIDBVT | SOT-23 | DBV | 5 | 250 | 190.5 | 212.7 | 31.8 |

DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
 - D. Publication IPC-7351 is recommended for alternate designs.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

DRG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



4205379/C 12/10

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. SON (Small Outline No-Lead) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. JEDEC MO-229 package registration pending.

THERMAL PAD MECHANICAL DATA

DRG (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Exposed Thermal Pad Dimensions

4206881-2/F 01/11

NOTE: All linear dimensions are in millimeters

DRG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



4208205-2/D 01/11

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-SM-782 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - $\triangle C$ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - $\triangle D$ Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AA.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

| | |
|------------------------|--------------------------------------------------------------------------------------|
| Audio | www.ti.com/audio |
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DLP® Products | www.dlp.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | www.ti-rfid.com |
| OMAP Mobile Processors | www.ti.com/omap |
| Wireless Connectivity | www.ti.com/wirelessconnectivity |

Applications

| | |
|-------------------------------|------------------------------------------------------------------------------------------|
| Communications and Telecom | www.ti.com/communications |
| Computers and Peripherals | www.ti.com/computers |
| Consumer Electronics | www.ti.com/consumer-apps |
| Energy and Lighting | www.ti.com/energy |
| Industrial | www.ti.com/industrial |
| Medical | www.ti.com/medical |
| Security | www.ti.com/security |
| Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Transportation and Automotive | www.ti.com/automotive |
| Video and Imaging | www.ti.com/video |

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated