



www.ti.com

## 3-MHz, Low-Power, Low-Noise, RRIO, 1.8-V CMOS OPERATIONAL AMPLIFIER

Check for Samples: OPA314, OPA2314, OPA4314

#### **FEATURES**

Low Io: 150 µA/ch

Wide Supply Range: 1.8 V to 5.5 V Low Noise: 14 nV/\(\sqrt{Hz}\) at 1 kHz

Gain Bandwidth: 3 MHz

Low Input Bias Current: 0.2 pA Low Offset Voltage: 0.5 mV

**Unity-Gain Stable** 

Internal RF/EMI Filter

**Extended Temperature Range:** 

-40°C to +125°C

#### **APPLICATIONS**

- **Battery-Powered Instruments:** 
  - Consumer, Industrial, Medical
  - Notebooks, Portable Media Players
- **Photodiode Amplifiers**
- **Active Filters**
- Remote Sensing
- Wireless Metering
- **Handheld Test Equipment**

#### DESCRIPTION

The OPA314 family of single-, dual-, and quadchannel operational amplifiers represents a new generation of low-power, general-purpose CMOS amplifiers. Rail-to-rail input and output swings, low quiescent current (150 µA typ at 5.0 V<sub>S</sub>) combined with a wide bandwidth of 3 MHz, and very low noise (14 nV/√Hz at 1 kHz) make this family very attractive for a variety of battery-powered applications that require a good balance between cost and performance. The low input bias current supports applications with mega-ohm source impedances.

The robust design of the OPA314 devices provides ease-of-use to the circuit designer: unity-gain stability with capacitive loads of up to 300 pF, an integrated RF/EMI rejection filter, no phase reversal in overdrive conditions, and high electrostatic discharge (ESD) protection (4-kV HBM).

These devices are optimized for low-voltage operation as low as +1.8 V (±0.9 V) and up to +5.5 V (±2.75 V), and are specified over the full extended temperature range of -40°C to +125°C.

The OPA314 (single) is available in both SC70-5 and SOT23-5 packages. The OPA2314 (dual) is offered in SO-8, MSOP-8, and DFN-8 packages. The quadchannel OPA4314 is offered in a TSSOP-14 package.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### PACKAGE INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	PACKAGE MARKING
OPA314	SC70-5	DCK	SAA
OPA314	SOT23-5	DBV	RAZ
	SO-8	D	O2314
OPA2314	MSOP-8	DGK	OCPQ
	DFN-8	DRB	QXY
OPA4314	TSSOP-14	PW	OPA4314

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at <a href="https://www.ti.com">www.ti.com</a>.

### **ABSOLUTE MAXIMUM RATINGS**(1)

Over operating free-air temperature range, unless otherwise noted.

		OPA314, OPA2314, OPA4314	UNIT
Supply voltage		7	V
0: 1:	Voltage <sup>(2)</sup>	(V–) – 0.5 to (V+) + 0.5	V
Signal input terminals	Current <sup>(2)</sup>	±10	mA
Output short-circuit (3)		Continuous	mA
Operating temperature, T <sub>A</sub>	perature, T <sub>A</sub> -40 t		°C
Storage temperature, T <sub>stg</sub>		-65 to +150	°C
Junction temperature, T <sub>J</sub>		+150	°C
	Human body model (HBM)	4000	V
ESD rating	Charged device model (CDM)	1000	V
	Machine model (MM)	200	V

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

<sup>(2)</sup> Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current limited to 10 mA or less.

<sup>(3)</sup> Short-circuit to ground, one amplifier per package.



## ELECTRICAL CHARACTERISTICS: $V_S = +1.8 \text{ V to } +5.5 \text{ V}^{(1)}$

**Boldface** limits apply over the specified temperature range:  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$ . At  $T_A = +25^{\circ}C$ ,  $R_L = 10$  k $\Omega$  connected to  $V_S/2$ ,  $V_{CM} = V_S/2$ , and  $V_{OUT} = V_S/2$ , unless otherwise noted.

			OPA314, OI				
	PARAMETER	TEST CONDITIONS	MIN TYP		MAX	UNIT	
OFFSET	VOLTAGE						
Vos	Input offset voltage	$V_{CM} = (V_S +) - 1.3 \text{ V}$		0.5	2.5	mV	
dV <sub>OS</sub> /dT	vs Temperature			1		μV/°C	
PSRR	vs power supply	$V_{CM} = (V_S +) - 1.3 \text{ V}$	78	92		dB	
	Over temperature		74			dB	
	Channel separation, dc	At dc		10		μV/V	
INPUT V	OLTAGE RANGE						
$V_{CM}$	Common-mode voltage range		(V-) - 0.2		(V+) + 0.2	V	
CMRR	Common mode rejection ratio	$V_S$ = 1.8 V to 5.5 V, $(V_{S}$ –) – 0.2 V < $V_{CM}$ < $(V_{S}$ +) – 1.3 V	75	96		dB	
CIVIKK	Common-mode rejection ratio	$V_S = 5.5 \text{ V}, V_{CM} = -0.2 \text{ V to } 5.7 \text{ V}^{(2)}$	66	80		dB	
		$V_S = 1.8 \text{ V}, (V_{S}-) - 0.2 \text{ V} < V_{CM} < (V_{S}+) - 1.3 \text{ V}$	70	86		dB	
	Over temperature	$V_S = 5.5 \text{ V}, (V_{S}-) - 0.2 \text{ V} < V_{CM} < (V_{S}+) - 1.3 \text{ V}$	73	90		dB	
		$V_S = 5.5 \text{ V}, V_{CM} = -0.2 \text{ V to } 5.7 \text{ V}^{(2)}$	60			dB	
INPUT B	IAS CURRENT						
I <sub>B</sub>	Input bias current			±0.2	±10	pA	
	Over temperature				±600	pА	
los	Input offset current			±0.2	±10	pA	
	Over temperature				±600	pА	
NOISE							
	Input voltage noise (peak-to- peak)	f = 0.1 Hz to 10 Hz		5		$\mu V_{PP}$	
•	Input voltage poice density	f = 10 kHz		13		nV/√Hz	
e <sub>n</sub>	Input voltage noise density	f = 1 kHz		14		nV/√Hz	
$i_n$	Input current noise density	f = 1 kHz		5		fA/√Hz	
INPUT C	APACITANCE						
0	Differential	V <sub>S</sub> = 5.0 V		1		pF	
C <sub>IN</sub>	Common-mode	V <sub>S</sub> = 5.0 V		5		pF	
OPEN-LO	OOP GAIN						
		$V_S = 1.8 \text{ V}, 0.2 \text{ V} < V_O < (V+) - 0.2 \text{ V}, R_L = 10 \text{ k}\Omega$	90	115		dB	
^	Onen leen veltege gein	$V_S = 5.5 \text{ V}, 0.2 \text{ V} < V_O < (V+) - 0.2 \text{ V}, R_L = 10 \text{ k}\Omega$	100	128		dB	
A <sub>OL</sub>	Open-loop voltage gain	$V_S = 1.8 \text{ V}, 0.5 \text{ V} < V_O < (V+) - 0.5 \text{ V}, R_L = 2 \text{ k}\Omega^{(2)}$	90	100		dB	
		$V_S = 5.5 \text{ V}, 0.5 \text{ V} < V_O < (V+) - 0.5 \text{ V}, R_L = 2 \text{ k}\Omega^{(2)}$	94	110		dB	
	Over temperature	$V_S = 5.5 \text{ V}, 0.2 \text{ V} < V_O < (V+) - 0.2 \text{ V}, R_L = 10 \text{ k}\Omega$	90	110		dB	
	Over temperature	$V_S = 5.5 \text{ V}, 0.5 \text{ V} < V_O < (V+) - 0.2 \text{ V}, R_L = 2 \text{ k}\Omega$		100		dB	
	Phase margin	$V_S = 5.0 \text{ V}, G = +1, R_L = 10 \text{ k}\Omega$		65		deg	

Parameters with minimum or maximum specification limits are 100% production tested at +25°C, unless otherwise noted. Over temperature limits are based on characterization and statistical analysis.

Specified by design and characterization; not production tested.



## ELECTRICAL CHARACTERISTICS: $V_S = +1.8 \text{ V to } +5.5 \text{ V}^{(1)}$ (continued)

**Boldface** limits apply over the specified temperature range:  $T_A = -40^{\circ}C$  to +125°C. At  $T_A = +25$  °C,  $R_L = 10$  k $\Omega$  connected to  $V_S/2$ ,  $V_{CM} = V_S/2$ , and  $V_{OUT} = V_S/2$ , unless otherwise noted.

			OPA314, OI	PA2314, OP	A4314		
PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
FREQUE	NCY RESPONSE		•				
ODW	Cair han desidah and desat	$V_S = 1.8 \text{ V}, R_L = 10 \text{ k}\Omega, C_L = 10 \text{ pF}$		2.7		MHz	
GBW	Gain-bandwidth product	$V_S = 5.0 \text{ V}, R_L = 10 \text{ k}\Omega, C_L = 10 \text{ pF}$		3		MHz	
SR	Slew rate <sup>(3)</sup>	V <sub>S</sub> = 5.0 V, G = +1		1.5		V/µs	
T		To 0.1%, V <sub>S</sub> = 5.0 V, 2-V step , G = +1		2.3		μs	
t <sub>S</sub>	Settling time	To 0.01%, V <sub>S</sub> = 5.0V, 2-V step , G = +1		3.1		μs	
	Overload recovery time	$V_S = 5.0 \text{ V}, V_{IN} \times \text{Gain} > V_S$		5.2		μs	
THD+N	Total harmonic distortion + noise <sup>(4)</sup>	$V_S = 5.0 \text{ V}, V_O = 1 \text{ V}_{RMS}, G = +1, f = 1 \text{ kHz}, R_L = 10 \text{ k}\Omega$		0.001		%	
OUTPUT			1		"		
		$V_S = 1.8 \text{ V}, R_L = 10 \text{ k}\Omega$		5	15	mV	
Vo	Voltage output swing from supply rails	$V_S = 5.5 \text{ V}, R_L = 10 \text{ k}\Omega$		5	20	mV	
		$V_S = 1.8 \text{ V}, R_L = 2 \text{ k}\Omega$		15	30	mV	
		$V_S = 5.5 \text{ V}, R_L = 2 \text{ k}\Omega$		22	40	mV	
	•	$V_S = 5.5 \text{ V}, R_L = 10 \text{ k}\Omega$			30	mV	
	Over temperature	$V_S = 5.5 \text{ V}, R_L = 2 \text{ k}\Omega$		60		mV	
I <sub>SC</sub>	Short-circuit current	V <sub>S</sub> = 5.0 V		±20		mA	
Ro	Open-loop output impedance	V <sub>S</sub> = 5.5 V, f = 100 Hz		570		Ω	
POWER S	SUPPLY						
Vs	Specified voltage range		1.8		5.5	V	
		OPA314, OPA2314, OPA4314, V <sub>S</sub> = 1.8 V, I <sub>O</sub> = 0 mA		130	180	μA	
ΙQ	Quiescent current per amplifier	OPA2314, OPA4314, V <sub>S</sub> = 5.0 V, I <sub>O</sub> = 0 mA		150	190	μA	
		OPA314, V <sub>S</sub> = 5.0 V, I <sub>O</sub> = 0 mA		150	210	μA	
	Over temperature	V <sub>S</sub> = 5.0 V, I <sub>O</sub> = 0 mA			220	μΑ	
	Power-on time	V <sub>S</sub> = 0 V to 5 V, to 90% I <sub>Q</sub> level		44		μs	
TEMPERA	ATURE		•				
	Specified range		-40		+125	°C	
	Operating range		-40		+150	°C	
	Storage range		-65		+150	°C	

Signifies the slower value of the positive or negative slew rate. Third-order filter; bandwidth = 80 kHz at -3 dB.



#### **THERMAL INFORMATION: OPA314**

		OPA		
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT23)	DCK (SC70)	UNITS
		5 PINS	5 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	228.5	281.4	
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	99.1	91.6	
$\theta_{JB}$	Junction-to-board thermal resistance	54.6	59.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	7.7	1.5	*C/VV
ΨЈВ	Junction-to-board characterization parameter	53.8	58.8	
$\theta_{JC(bottom)}$	Junction-to-case(bottom) thermal resistance	N/A	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

#### **THERMAL INFORMATION: OPA2314**

		OPA2314					
	THERMAL METRIC <sup>(1)</sup>	D (SO)	DRB (DFN)	UNITS			
		8 PINS	8 PINS	8 PINS	1		
$\theta_{JA}$	Junction-to-ambient thermal resistance	138.4	191.2	53.8			
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	89.5	61.9	69.2			
$\theta_{JB}$	Junction-to-board thermal resistance	78.6	111.9	20.1	00044		
Ψ <sub>ЈТ</sub>	Junction-to-top characterization parameter	29.9	5.1	3.8	°C/W		
ΨЈВ	Junction-to-board characterization parameter	78.1	110.2	20.0			
θ <sub>JC(bottom)</sub>	Junction-to-case(bottom) thermal resistance	N/A	N/A	11.6			

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.


#### **THERMAL INFORMATION: OPA4314**

		OPA4314	
	THERMAL METRIC(1)	PW (TSSOP)	UNITS
		14 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	121.0	
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	49.4	
$\theta_{JB}$	Junction-to-board thermal resistance	62.8	20044
$\Psi_{ m JT}$	Junction-to-top characterization parameter	5.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	62.2	
θ <sub>JC(bottom)</sub>	Junction-to-case(bottom) thermal resistance	N/A	


(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.




#### **PIN CONFIGURATIONS**




#### DRB PACKAGE<sup>(1)</sup> DFN-8 (TOP VIEW)




#### DBV PACKAGE SOT23-5 (TOP VIEW)



#### D, DGK PACKAGES SO-8, MSOP-8 (TOP VIEW)



#### PW PACKAGE TSSOP-14 (TOP VIEW)



- (1) Pitch: 0,65 mm.
- (2) Connect thermal pad to V-. Pad size: 1,8 mm  $\times$  1,5 mm.



#### **TYPICAL CHARACTERISTICS**

#### **Table 1. Characteristic Performance Measurements**

TITLE	FIGURE
Open-Loop Gain and Phase vs Frequency	Figure 1
Open-Loop Gain vs Temperature	Figure 2
Quiescent Current vs Supply Voltage	Figure 3
Quiescent Current vs Temperature	Figure 4
Offset Voltage Production Distribution	Figure 5
Offset Voltage Drift Distribution	Figure 6
Offset Voltage vs Common-Mode Voltage (Maximum Supply)	Figure 7
Offset Voltage vs Temperature	Figure 8
CMRR and PSRR vs Frequency (RTI)	Figure 9
CMRR and PSRR vs Temperature	Figure 10
0.1-Hz to 10-Hz Input Voltage Noise (5.5 V)	Figure 11
Input Voltage Noise Spectral Density vs Frequency (1.8 V, 5.5 V)	Figure 12
Input Voltage Noise vs Common-Mode Voltage (5.5 V)	Figure 13
Input Bias and Offset Current vs Temperature	Figure 14
Open-Loop Output Impedance vs Frequency	Figure 15
Maximum Output Voltage vs Frequency and Supply Voltage	Figure 16
Output Voltage Swing vs Output Current (over Temperature)	Figure 17
Closed-Loop Gain vs Frequency, G = 1, -1, 10 (1.8 V)	Figure 18
Closed-Loop Gain vs Frequency, G = 1, -1, 10 (5.5 V)	Figure 19
Small-Signal Overshoot vs Load Capacitance	Figure 20
Small-Signal Step Response, Noninverting (1.8 V)	Figure 21
Small-Signal Step Response, Noninverting ( 5.5 V)	Figure 22
Large-Signal Step Response, Noninverting (1.8 V)	Figure 23
Large-Signal Step Response, Noninverting ( 5.5 V)	Figure 24
Positive Overload Recovery	Figure 25
Negative Overload Recovery	Figure 26
No Phase Reversal	Figure 27
Channel Separation vs Frequency (Dual)	Figure 28
THD+N vs Amplitude (G = +1, 2 k $\Omega$ , 10 k $\Omega$ )	Figure 29
THD+N vs Amplitude (G = $-1$ , 2 k $\Omega$ , 10 k $\Omega$ )	Figure 30
THD+N vs Frequency (0.5 $V_{RMS}$ , G = +1, 2 kΩ, 10 kΩ)	Figure 31
EMIRR	Figure 32

## TEXAS INSTRUMENTS

#### TYPICAL CHARACTERISTICS

At  $T_A$  = +25°C,  $R_L$  = 10 k $\Omega$  connected to  $V_S/2$ ,  $V_{CM}$  =  $V_S/2$ , and  $V_{OUT}$  =  $V_S/2$ , unless otherwise noted.




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.



At  $T_A$  = +25°C,  $R_L$  = 10 k $\Omega$  connected to  $V_S/2$ ,  $V_{CM}$  =  $V_S/2$ , and  $V_{OUT}$  =  $V_S/2$ , unless otherwise noted.




Figure 7.




Figure 8.




Figure 9.




Figure 10.





Figure 11.






Figure 12.



At  $T_A$  = +25°C,  $R_L$  = 10 k $\Omega$  connected to  $V_S/2$ ,  $V_{CM}$  =  $V_S/2$ , and  $V_{OUT}$  =  $V_S/2$ , unless otherwise noted.




Figure 13.




Figure 14.







Figure 15.






Figure 16.

#### **OUTPUT VOLTAGE SWING** vs OUTPUT CURRENT (Over Temperature)




Figure 17.

#### **CLOSED-LOOP GAIN vs FREQUENCY**




Figure 18.



At  $T_A$  = +25°C,  $R_L$  = 10 k $\Omega$  connected to  $V_S/2$ ,  $V_{CM}$  =  $V_S/2$ , and  $V_{OUT}$  =  $V_S/2$ , unless otherwise noted.




Figure 19.




Figure 20.

#### SMALL-SIGNAL PULSE RESPONSE (Noninverting)




Figure 21.




Figure 22.

#### LARGE-SIGNAL PULSE RESPONSE (Noninverting)




Figure 23.

#### LARGE-SIGNAL PULSE RESPONSE (Inverting)




Figure 24.





Voltage (0.5 V/div)

-2.5 -3

2

At  $T_A$  = +25°C,  $R_L$  = 10 k $\Omega$  connected to  $V_S/2$ ,  $V_{CM}$  =  $V_S/2$ , and  $V_{OUT}$  =  $V_S/2$ , unless otherwise noted.





Time (2 μs/div) Figure 26.

10


12

14


6



**NO PHASE REVERSAL** 



CHANNEL SEPARATION vs FREQUENCY OPA2314




Time (125 μs/div)
Figure 27.

500

750

1000








Figure 30.

0

250



At  $T_A$  = +25°C,  $R_L$  = 10 k $\Omega$  connected to  $V_S/2$ ,  $V_{CM}$  =  $V_S/2$ , and  $V_{OUT}$  =  $V_S/2$ , unless otherwise noted.

#### THD+N vs FREQUENCY 0.1 $V_S = \pm 2.5 \text{ V}$ Total Harmonic Distortion + Noise (%) $V_{OUT} = 0.5 V_{RMS}$ BW = 80 kHz G = +1 V/V 0.01 Load = $2 k\Omega$ 0.001 Load = $10 \text{ k}\Omega$ 0.0001 10 100 10k 100k 1k Frequency (Hz)

#### Figure 31.

# ELECTROMAGNETIC INTERFERENCE REJECTION RATIO REFERRED TO NONINVERTING INPUT (EMIRR IN+) vs FREQUENCY




Figure 32.



#### APPLICATION INFORMATION

The OPA314 is a family of low-power, rail-to-rail input and output operational amplifiers specifically designed for portable applications. These devices operate from 1.8 V to 5.5 V, are unity-gain stable, and suitable for a wide range of general-purpose applications. The class AB output stage is capable of driving  $\leq$  10-k $\Omega$  loads connected to any point between V+ and ground. The input common-mode voltage range includes both rails, and allows the OPA314 series to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes them ideal for driving sampling analog-to-digital converters (ADCs).

The OPA314 features 3-MHz bandwidth and 1.5-V/ $\mu$ s slew rate with only 150- $\mu$ A supply current per channel, providing good ac performance at very low power consumption. DC applications are also well served with a very low input noise voltage of 14 nV/ $\sqrt{Hz}$  at 1 kHz, low input bias current (0.2 pA), and an input offset voltage of 0.5 mV (typical).

#### **OPERATING VOLTAGE**

The OPA314 series op amps are fully specified and ensured for operation from +1.8 V to +5.5 V. In addition, many specifications apply from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Parameters that vary significantly with operating voltages or temperature are shown in the Typical Characteristics graphs. Power-supply pins should be bypassed with 0.01- $\mu\text{F}$  ceramic capacitors.

#### **RAIL-TO-RAIL INPUT**

The input common-mode voltage range of the OPA314 series extends 200 mV beyond the supply rails. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair, as shown in Figure 33. The N-channel pair is active for input voltages close to the positive rail, typically (V+) - 1.3 V to 200 mV above the positive supply, while the P-channel pair is on for inputs from 200 mV below the negative supply to approximately (V+) - 1.3 V. There is a small transition region, typically (V+) - 1.4 V to (V+) - 1.2 V, in which both pairs are on. This 200-mV transition region can vary up to 300 mV with process variation. Thus, the transition region (both stages on) can range from (V+) - 1.7 V to (V+) - 1.5 V on the low end, up to (V+) - 1.1 V to (V+) - 0.9 V on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and THD may be degraded compared to device operation outside this region.





Figure 33. Simplified Schematic



#### INPUT AND ESD PROTECTION

The OPA314 family incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in the Absolute Maximum Ratings. Figure 34 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value should be kept to a minimum in noise-sensitive applications.



**Figure 34. Input Current Protection** 

#### **COMMON-MODE REJECTION RATIO (CMRR)**

CMRR for the OPA314 is specified in several ways so the best match for a given application may be used; see the Electrical Characteristics. First, the CMRR of the device in the common-mode range below the transition region  $[V_{CM} < (V+) - 1.3 \text{ V}]$  is given. This specification is the best indicator of the capability of the device when the application requires use of one of the differential input pairs. Second, the CMRR over the entire common-mode range is specified at  $(V_{CM} = -0.2 \text{ V} \text{ to } 5.7 \text{ V})$ . This last value includes the variations seen through the transition region (see Figure 7).

#### EMI SUSCEPTIBILITY AND INPUT FILTERING

Operational amplifiers vary with regard to the susceptibility of the device to electromagnetic interference (EMI). If conducted EMI enters the op amp, the dc offset observed at the amplifier output may shift from its nominal value while EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. While all op amp pin functions can be affected by EMI, the signal input pins are likely to be the most susceptible. The OPA314 operational amplifier family incorporate an internal input low-pass filter that reduces the amplifiers response to EMI. Both common-mode and differential mode filtering are provided by this filter. The filter is designed for a cutoff frequency of approximately 80 MHz (–3 dB), with a roll-off of 20 dB per decade.

Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. The EMI rejection ratio (EMIRR) metric allows op amps to be directly compared by the EMI immunity. Figure 32 illustrates the results of this testing on the OPAx314. Detailed information can also be found in the application report, *EMI Rejection Ratio of Operational Amplifiers* (SBOA128), available for download from www.ti.com.

#### **RAIL-TO-RAIL OUTPUT**

Designed as a micro-power, low-noise operational amplifier, the OPA314 delivers a robust output drive capability. A class AB output stage with common-source transistors is used to achieve full rail-to-rail output swing capability. For resistive loads up to 10 k $\Omega$ , the output swings typically to within 5 mV of either supply rail regardless of the power-supply voltage applied. Different load conditions change the ability of the amplifier to swing close to the rails; refer to the typical characteristic graph, *Output Voltage Swing vs Output Current*.

#### **CAPACITIVE LOAD AND STABILITY**

The OPA314 is designed to be used in applications where driving a capacitive load is required. As with all op amps, there may be specific instances where the OPA314 can become unstable. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether or not an amplifier is stable in operation. An op amp in the unity-gain (+1-V/V) buffer configuration that drives a capacitive load exhibits a greater tendency to be unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the op amp output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases as the capacitive loading increases. When operating in the unity-gain configuration, the OPA314 remains stable with a pure capacitive load up to approximately 1 nF. The equivalent series resistance (ESR) of some very large capacitors ( $C_L$  greater than 1  $\mu$ F) is sufficient to alter the phase characteristics in the feedback loop such that the amplifier remains stable. Increasing the amplifier closed-loop gain allows the amplifier to drive increasingly larger capacitance. This increased capability is evident when observing the overshoot response of the amplifier at higher voltage gains. See the typical characteristic graph, *Small-Signal Overshoot vs. Capacitive Load*.

One technique for increasing the capacitive load drive capability of the amplifier operating in a unity-gain configuration is to insert a small resistor, typically 10  $\Omega$  to 20  $\Omega$ , in series with the output, as shown in Figure 35. This resistor significantly reduces the overshoot and ringing associated with large capacitive loads. One possible problem with this technique, however, is that a voltage divider is created with the added series resistor and any resistor connected in parallel with the capacitive load. The voltage divider introduces a gain error at the output that reduces the output swing.




Figure 35. Improving Capacitive Load Drive

#### **DFN PACKAGE**

The OPA2314 (dual version) uses the DFN style package (also known as SON); this package is a QFN with contacts on only two sides of the package bottom. This leadless package maximizes printed circuit board (PCB) space and offers enhanced thermal and electrical characteristics through an exposed pad. One of the primary advantages of the DFN package is its low, 0.9-mm height. DFN packages are physically small, have a smaller routing area, improved thermal performance, reduced electrical parasitics, and use a pinout scheme that is consistent with other commonly-used packages, such as SO and MSOP. Additionally, the absence of external leads eliminates bent-lead issues.

The DFN package can easily be mounted using standard PCB assembly techniques. See Application Note, *QFN/SON PCB Attachment* (SLUA271) and Application Report, *Quad Flatpack No-Lead Logic Packages* (SCBA017), both available for download from www.ti.com.

#### NOTE


The exposed leadframe die pad on the bottom of the DFN package should be connected to the most negative potential (V–).



#### **APPLICATION EXAMPLES**

#### **GENERAL CONFIGURATIONS**

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to establish this limited bandwidth is to place an RC filter at the noninverting terminal of the amplifier, as Figure 36 shows.



$$\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right) \left(\frac{1}{1 + sR_1C_1}\right)$$

Figure 36. Single-Pole Low-Pass Filter

If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task, as Figure 37 shows. For best results, the amplifier should have a bandwidth that is eight to 10 times the filter frequency bandwidth. Failure to follow this guideline can result in phase shift of the amplifier.




Figure 37. Two-Pole Low-Pass Sallen-Key Filter



### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision C (February 2012) to Revision D	Page
•	Changed product status from mixed status to production data	
<u>.</u>	Deleted shading and footnote 2 from Package Information table	2
CI	hanges from Revision B (December 2011) to Revision C	Page
•	Changed first Features bullet	1
•	Deleted shading from OPA314 SOT23-5 row (DBV package) in Package Information table	2
•	Added OPA2314, OPA4314 to first two Power Supply, Quiescent current per amplifier parameter rows in Electrical Characteristics table	4
•	Added OPA314 Power Supply, Quiescent current per amplifier parameter row to Electrical Characteristics table	4
CI	hanges from Revision A (August 2011) to Revision B	Page
•	Deleted shading from OPA2314 MSOP-8 row in Package Information table	2



21-Apr-2012

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
OPA2314AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA2314AIDGK	ACTIVE	MSOP	DGK	8	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	SLevel-2-260C-1 YEAR	
OPA2314AIDGKR	ACTIVE	MSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	SLevel-2-260C-1 YEAR	
OPA2314AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA2314AIDRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA2314AIDRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA314AIDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA314AIDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA314AIDCKR	PREVIEW	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
OPA314AIDCKT	PREVIEW	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
OPA4314AIPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
OPA4314AIPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



#### PACKAGE OPTION ADDENDUM

21-Apr-2012

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL. Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## PACKAGE MATERIALS INFORMATION

24-Apr-2012 www.ti.com


### TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**





**TAPE DIMENSIONS** 




A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2314AIDGKR	MSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2314AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2314AIDRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA2314AIDRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA314AIDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA314AIDBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA4314AIPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 24-Apr-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2314AIDGKR	MSOP	DGK	8	2500	366.0	364.0	50.0
OPA2314AIDR	SOIC	D	8	2500	346.0	346.0	29.0
OPA2314AIDRBR	SON	DRB	8	3000	346.0	346.0	29.0
OPA2314AIDRBT	SON	DRB	8	250	210.0	185.0	35.0
OPA314AIDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
OPA314AIDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
OPA4314AIPWR	TSSOP	PW	14	2000	346.0	346.0	29.0

## DBV (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-178 Variation AA.



## DBV (R-PDSO-G5)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



## DCK (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



## DCK (R-PDSO-G5)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



## DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DRB (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



## DRB (S-PVSON-N8)


### PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206340-3/M 06/12

NOTE: All linear dimensions are in millimeters



## DRB (S-PVSON-N8)

## PLASTIC SMALL OUTLINE NO-LEAD



- S: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for solder mask tolerances.



PW (R-PDSO-G14)

### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



## PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## D (R-PDSO-G8)

### PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



## D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

ti.com/automotive
ti.com/communications
.ti.com/computers
.ti.com/consumer-apps
.ti.com/energy
.ti.com/industrial
.ti.com/medical
.ti.com/security
ti.com/space-avionics-defense
.ti.com/video
.ti. .ti.

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

OMAP Mobile Processors www.ti.com/omap

**Products** 

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated

e2e.ti.com