



CSD19531Q5A 100 V N-Channel NexFET™ Power MOSFETs

Check for Samples: CSD19531Q5A

FEATURES

- Ultra-Low Q_q and Q_{qd}
- Low Thermal Resistance
- Avalanche Rated
- Pb-Free Terminal Plating
- RoHS Compliant
- Halogen Free
- SON 5 mm × 6 mm Plastic Package


APPLICATIONS


- Primary Side Telecom
- Secondary Side Synchronous Rectifier
- Motor Control

DESCRIPTION

This 100 V, 5.3 m Ω , SON 5 mm x 6mm NexFETTM power MOSFET is designed to minimize losses in power conversion applications.







Product Summary

$T_A = 25^\circ$	С	TYPICAL VA	UNIT	
V_{DS}	Drain-to-Source Voltage	100		٧
Q_g	Gate Charge Total (10 V)	37		nC
Q_{gd}	Gate Charge Gate to Drain	6.6	nC	
0	Drain to Course On Besistance	$V_{GS} = 6 V$ 6.0		mΩ
R _{DS(on)}	Drain-to-Source On Resistance	V _{GS} = 10 V 5.		mΩ
V _{GS(th)}	Threshold Voltage	2.7		V


Ordering Information

Device	Media	Qty	Package	Ship
CSD19531Q5A	SD19531Q5A 13-Inch Reel		SON 5 x 6 mm	Tape and
CSD19531Q5AT	7-Inch Reel	250	Plastic Package	Reel

Absolute Maximum Ratings

$T_A = 2$	5°C	VALUE	UNIT
V _{DS}	Drain-to-Source Voltage	100	V
V _{GS}	Gate-to-Source Voltage	±20	V
	Continuous Drain Current (Package limited)	100	
I_D	Continuous Drain Current (Silicon limited), T _C = 25°C	110	Α
	Continuous Drain Current ⁽¹⁾	16	
I _{DM}	Pulsed Drain Current ⁽²⁾	100	Α
P _D	Power Dissipation ⁽¹⁾	3.3	W
T _J , T _{STG}	Operating Junction and Storage Temperature Range	-55 to 150	°C
E _{AS}	Avalanche Energy, single pulse $I_D=60~A,~L=0.1~mH,~R_G=25~\Omega$	180	mJ

- (1) Typical $R_{\rm \thetaJA}$ = 40°C/W on a 1-inch², 2-oz. Cu pad on a 0.06-inch thick FR4 PCB.
- (2) Pulse duration ≤ 300 μs, duty cycle ≤ 1%



AVA.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Electrical Characteristics

(T_A = 25°C unless otherwise stated)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
BV _{DSS}	Drain-to-Source Voltage	V _{GS} = 0 V, I _D = 250 μA	100		V
I _{DSS}	Drain-to-Source Leakage Current	V _{GS} = 0 V, V _{DS} = 80 V		1	μΑ
I _{GSS}	Gate-to-Source Leakage Current	V _{DS} = 0 V, V _{GS} = 20 V		100	nA
V _{GS(th)}	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2.2 2.7	3.3	V
D	Drain to Course On Registeres	V _{GS} = 6 V, I _D = 16 A	6.0	7.8	$m\Omega$
KDS(on)	Drain-to-Source On Resistance	V _{GS} = 10 V, I _D = 16 A	5.3	6.4	$m\Omega$
g _{fs}	Transconductance	V _{DS} = 10 V, I _D = 16 A	82		S
Dynamic	: Characteristics				
C _{iss}	Input Capacitance		2980	3870	pF
Coss	Output Capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 50 \text{ V}, f = 1 \text{ MHz}$	560	728	pF
C _{rss}	Reverse Transfer Capacitance		13.0	16.9	pF
R_G	Series Gate Resistance		1.3	2.6	Ω
Q_g	Gate Charge Total (10 V)		37	48	nC
Q_{gd}	Gate Charge Gate to Drain	V - 50 V I - 16 A	6.6		nC
Q_{gs}	Gate Charge Gate to Source	V _{DS} = 50 V, I _D = 10 A	10.5		nC
$Q_{g(th)}$	Gate Charge at V _{th}		7.3		nC
	Output Charge	$V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$	97		nC
t _{d(on)}	Turn On Delay Time		6.0		ns
t _r	Rise Time	V _{DS} = 50 V, V _{GS} = 10 V,	5.8		ns
t _{d(off)}	Turn Off Delay Time		18.4		ns
	Fall Time		5.2		ns
Diode Cl	haracteristics				
V_{SD}	Diode Forward Voltage	I _{SD} = 16 A, V _{GS} = 0 V	0.8	1	V
Q _{rr}	Reverse Recovery Charge	V _{DS} = 50 V, I _F = 16 A,	226		nC
t _{rr}	Reverse Recovery Time	di/dt = 300 A/μs	148		ns


Thermal Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$


(· A —					
	PARAMETER	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal Resistance Junction to Case ⁽¹⁾			1	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient ⁽¹⁾⁽²⁾			50	°C/W

 $R_{\theta JC}$ is determined with the device mounted on a 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inch × 1.5-inch (3.81-cm × 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB. $R_{\theta JC}$ is specified by design, whereas $R_{\theta JA}$ is determined by the user's board design. Device mounted on FR4 material with 1-inch² (6.45-cm²), 2-oz. (0.071-mm thick) Cu.





Max $R_{\theta JA} = 50^{\circ} C/W$ when mounted on 1 inch² (6.45 cm²) of 2-oz. (0.071-mm thick) Cu.



Max $R_{\theta JA} = 115^{\circ} C/W$ when mounted on a minimum pad area of 2-oz. (0.071-mm thick) Cu.

Typical MOSFET Characteristics

(T_A = 25°C unless otherwise stated)




Figure 1. Transient Thermal Impedance

Copyright © 2013–2014, Texas Instruments Incorporated

3.3

3.1

2.9

2.7

2.5

2.3

2.1

1.9

1.7

1.5 - -75

V_{GS(th)} - Threshold Voltage (V)



Typical MOSFET Characteristics (continued)

$(T_A = 25^{\circ}C \text{ unless otherwise stated})$




Figure 2. Saturation Characteristics






Figure 3. Transfer Characteristics





 $I_D = 250uA$ 175

T_C - Case Temperature (°C) Figure 6. Threshold Voltage vs Temperature

75

125

25




Figure 7. On-State Resistance vs Gate-to-Source Voltage

-25



Typical MOSFET Characteristics (continued)

$(T_A = 25^{\circ}C \text{ unless otherwise stated})$




Figure 8. Normalized On-State Resistance vs Temperature




Figure 9. Typical Diode Forward Voltage




Figure 10. Maximum Safe Operating Area




Figure 11. Single Pulse Unclamped Inductive Switching






Figure 12. Maximum Drain Current vs Temperature



Mechanical Data

Q5A Package Dimensions






Front View

DIM		MILLIMETERS			
DIM	MIN	NOM	MAX		
Α	0.90	1.00	1.10		
b	0.33	0.41	0.51		
С	0.20	0.25	0.34		
D1	4.80	4.90	5.00		
D2	3.61	3.81	4.02		
Е	5.90	6.00	6.10		
E1	5.70	5.75	5.80		
E2	3.38	3.58	3.78		
E3	3.03	3.13	3.23		
е	1.17	1.27	1.37		
e1	0.27	0.37	0.47		
e2	0.15	0.25	0.35		
Н	0.41	0.56	0.71		
K	1.10				
L	0.51	0.61	0.71		
L1	0.06	0.13	0.20		
θ	0°		12°		



Recommended PCB Pattern




DIM	MILLIM	ETERS	INC	HES
DIIVI	MIN	MAX	MIN	MAX
F1	6.205	6.305	0.244	0.248
F2	4.46	4.56	0.176	0.18
F3	4.46	4.56	0.176	0.18
F4	0.65	0.7	0.026	0.028
F5	0.62	0.67	0.024	0.026
F6	0.63	0.68	0.025	0.027
F7	0.7	0.8	0.028	0.031
F8	0.65	0.7	0.026	0.028
F9	0.62	0.67	0.024	0.026
F10	4.9	5	0.193	0.197
F11	4.46	4.56	0.176	0.18

For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.


Copyright © 2013–2014, Texas Instruments Incorporated



Recommended Stencil Opening



Q5A Tape and Reel Information



Notes:

- 1. 10-sprocket hole-pitch cumulative tolerance ±0.2
- 2. Camber not to exceed 1 mm in 100 mm, noncumulative over 250 mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified)
- 5. A0 and B0 measured on a plane 0.3 mm above the bottom of the pocket

Submit Documentation Feedback

Copyright © 2013–2014, Texas Instruments Incorporated



REVISION HISTORY

CI	hanges from Original (September 2013) to Revision A	Page
•	Added more information to description	1
•	Added small reel order number	1
•	Removed T _C = 25°C condition from continuous drain current (package limited) in Absolute Maximum Ratings table	1
•	Changed Typ Rth _{JA} = 99°C/W to Rth _{JA} = 100°C/W in Figure 1	3

Product Folder Links: CSD19531Q5A



PACKAGE OPTION ADDENDUM

25-Jan-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CSD19531Q5A	ACTIVE	SON	DQJ	8	2500	Pb-Free (RoHS Exempt)	CU SN	Level-1-260C-UNLIM	-55 to 150	CSD19531	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





25-Jan-2014

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Dec-2013

TAPE AND REEL INFORMATION





A0	<u> </u>
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD19531Q5A	SON	DQJ	8	2500	330.0	12.4	6.3	5.3	1.2	8.0	12.0	Q1

www.ti.com 18-Dec-2013



*All dimensions are nominal

Ī	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
	CSD19531Q5A	SON	DQJ	8	2500	340.0	340.0	38.0	

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>