


SN74AVCH1T45

SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS


SCES598C – JULY 2004 – REVISED OCTOBER 2004

- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Control Inputs V_{IH}/V_{IL} Levels Are Referenced to V_{CCA} Voltage
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2-V to 3.6-V Power-Supply Range
- I/Os Are 4.6-V Tolerant
- I_{off} Supports Partial-Power-Down Mode Operation
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE
(TOP VIEW)



YEP OR YZP PACKAGE
(BOTTOM VIEW)



description/ordering information

This single-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.

The SN74AVCH1T45 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input.

The SN74AVCH1T45 is designed so that the DIR input is powered by V_{CCA} .

ORDERING INFORMATION

T_A	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
–40°C to 85°C	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YEP	Tape and reel	SN74AVCH1T45YEPR	---TF_
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)		SN74AVCH1T45YZPR	
	SOT (SOT-23) – DBV	Tape and reel	SN74AVCH1T45DBVR	ET1_
	SOT (SC-70) – DCK	Tape and reel	SN74AVCH1T45DCKR	TF_

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2004, Texas Instruments Incorporated

SN74AVCH1T45

SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER

WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES598C – JULY 2004 – REVISED OCTOBER 2004

description/ordering information (continued)

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, then both outputs are in the high-impedance state. The bus-hold circuitry on the powered-up side always stays active.


Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

FUNCTION TABLE

INPUT DIR	OPERATION
L	B data to A bus
H	A data to B bus

logic diagram (positive logic)



SN74AVCH1T45
SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES598C – JULY 2004 – REVISED OCTOBER 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CCA} and V_{CCB}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1): I/O ports (A port)	-0.5 V to 4.6 V
I/O ports (B port)	-0.5 V to 4.6 V
Control inputs	-0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1): A port	-0.5 V to 4.6 V
B port	-0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2): A port	-0.5 V to $V_{CCA} + 0.5$ V
B port	-0.5 V to $V_{CCB} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Continuous output current, I_O	± 50 mA
Continuous current through V_{CCA} , V_{CCB} , or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): DBV package	165°C/W
DCK package	259°C/W
YEP/YZP package	123°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
3. The package thermal impedance is calculated in accordance with JESD 51-7.



SN74AVCH1T45

SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER

WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES598C – JULY 2004 – REVISED OCTOBER 2004

recommended operating conditions (see Notes 4 through 8)

			V _{CCI}	V _{CCO}	MIN	MAX	UNIT
V _{CCA}	Supply voltage				1.2	3.6	V
V _{CCB}	Supply voltage				1.2	3.6	V
V _{IH}	High-level input voltage	Data inputs (see Note 7)	1.2 V to 1.95 V		V _{CCI} × 0.65		V
			1.95 V to 2.7 V		1.6		
			2.7 V to 3.6 V		2		
V _{IL}	Low-level input voltage	Data inputs (see Note 7)	1.2 V to 1.95 V		V _{CCI} × 0.35		V
			1.95 V to 2.7 V		0.7		
			2.7 V to 3.6 V		0.8		
V _{IH}	High-level input voltage	DIR (referenced to V _{CCA}) (see Note 8)	1.2 V to 1.95 V		V _{CCA} × 0.65		V
			1.95 V to 2.7 V		1.6		
			2.7 V to 3.6 V		2		
V _{IL}	Low-level input voltage	DIR (referenced to V _{CCA}) (see Note 8)	1.2 V to 1.95 V		V _{CCA} × 0.35		V
			1.95 V to 2.7 V		0.7		
			2.7 V to 3.6 V		0.8		
V _I	Input voltage				0	3.6	V
V _O	Output voltage	Active state			0	V _{CCO}	V
		3-state			0	3.6	V
I _{OH}	High-level output current			1.2 V		-3	mA
				1.4 V to 1.6 V		-6	
				1.65 V to 1.95 V		-8	
				2.3 V to 2.7 V		-9	
				3 V to 3.6 V		-12	
I _{OL}	Low-level output current			1.2 V		3	mA
				1.4 V to 1.6 V		6	
				1.65 V to 1.95 V		8	
				2.3 V to 2.7 V		9	
				3 V to 3.6 V		12	
Δt/Δv	Input transition rise or fall rate					5	ns/V
T _A	Operating free-air temperature				-40	85	°C

- NOTES:
- V_{CCI} is the V_{CC} associated with the data input port.
 - V_{CCO} is the V_{CC} associated with the output port.
 - All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
 - For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7 V, V_{IL} max = V_{CCI} × 0.3 V.
 - For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7 V, V_{IL} max = V_{CCA} × 0.3 V.



SN74AVCH1T45
SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES598C – JULY 2004 – REVISED OCTOBER 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Notes 9 and 10)

PARAMETER	TEST CONDITIONS		V _{CCA}	V _{CCB}	T _A = 25°C			-40°C to 85°C		UNIT
					MIN	TYP	MAX	MIN	MAX	
V _{OH}		V _I = V _{IH}	1.2 V to 3.6 V	1.2 V to 3.6 V				V _{CCO} - 0.2 V		V
			1.2 V	1.2 V	0.95					
			1.4 V	1.4 V				1.05		
			1.65 V	1.65 V				1.2		
			2.3 V	2.3 V				1.75		
			3 V	3 V				2.3		
V _{OL}		V _I = V _{IL}	1.2 V to 3.6 V	1.2 V to 3.6 V				0.2		V
			1.2 V	1.2 V	0.15					
			1.4 V	1.4 V				0.35		
			1.65 V	1.65 V				0.45		
			2.3 V	2.3 V				0.55		
			3 V	3 V				0.7		
I _I	DIR input	V _I = V _{CCA} or GND	1.2 V to 3.6 V	1.2 V to 3.6 V		±0.025	±0.25		±1	μA
I _{BHL} [†]		V _I = 0.42 V	1.2 V	1.2 V	25					μA
			1.4 V	1.4 V				15		
			1.65 V	1.65 V				25		
			2.3 V	2.3 V				45		
			3.3 V	3.3 V				100		
I _{BHH} [‡]		V _I = 0.78 V	1.2 V	1.2 V	-25					μA
			1.4 V	1.4 V				-15		
			1.65 V	1.65 V				-25		
			2.3 V	2.3 V				-45		
			3.3 V	3.3 V				-100		
I _{BHLO} [§]		V _I = 0 to V _{CC}	1.2 V	1.2 V	50					μA
			1.6 V	1.6 V				125		
			1.95 V	1.95 V				200		
			2.7 V	2.7 V				300		
			3.6 V	3.6 V				500		
I _{BHHO} [¶]		V _I = 0 to V _{CC}	1.2 V	1.2 V	-50					μA
			1.6 V	1.6 V				-125		
			1.95 V	1.95 V				-200		
			2.7 V	2.7 V				-300		
			3.6 V	3.6 V				-500		

[†] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

[‡] The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

[§] An external driver must source at least I_{BHLO} to switch this node from low to high.

[¶] An external driver must sink at least I_{BHHO} to switch this node from high to low.

NOTES: 9. V_{CCO} is the V_{CC} associated with the output port.

10. V_{CCI} is the V_{CC} associated with the input port.

SN74AVCH1T45

SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER

WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES598C – JULY 2004 – REVISED OCTOBER 2004

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Notes 9 and 10) (continued)

PARAMETER	TEST CONDITIONS	V _{CCA}	V _{CCB}	T _A = 25°C			-40°C to 85°C		UNIT
				MIN	TYP	MAX	MIN	MAX	
I _{off}	A port	V _I or V _O = 0 to 3.6 V	0 V	0 to 3.6 V	±0.1	±1	±5		μA
	B port		0 to 3.6 V	0 V	±0.1	±1	±5		
I _{OZ}	A or B ports	V _O = V _{CCO} or GND	1.2 V to 3.6 V	1.2 V to 3.6 V	±0.5	±2.5	±5		μA
I _{CCA}	V _I = V _{CCI} or GND, I _O = 0		1.2 V to 3.6 V	1.2 V to 3.6 V				10	μA
			0 V	3.6 V				-2	
			3.6 V	0 V				10	
I _{CCB}	V _I = V _{CCI} or GND, I _O = 0		1.2 V to 3.6 V	1.2 V to 3.6 V				10	μA
			0 V	3.6 V				10	
			3.6 V	0 V				-2	
I _{CCA} + I _{CCB}	V _I = V _{CCI} or GND, I _O = 0		1.2 V to 3.6 V	1.2 V to 3.6 V				20	μA
C _i	Control inputs	V _I = 3.3 V or GND	3.3 V	3.3 V	2.5				pF
C _{io}	A or B ports	V _O = 3.3 V or GND	3.3 V	3.3 V	6				pF

NOTES: 9. V_{CCO} is the V_{CC} associated with the output port.

10. V_{CCI} is the V_{CC} associated with the input port.

switching characteristics over recommended operating free-air temperature range, V_{CCA} = 1.2 V (see Figure 11)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V	V _{CCB} = 1.5 V	V _{CCB} = 1.8 V	V _{CCB} = 2.5 V	V _{CCB} = 3.3 V	UNIT
			TYP	TYP	TYP	TYP	TYP	
t _{PLH}	A	B	3.3	2.7	2.4	2.3	2.4	ns
t _{PHL}			3.3	2.7	2.4	2.3	2.4	
t _{PLH}	B	A	3.3	3.1	2.9	2.8	2.7	ns
t _{PHL}			3.3	3.1	2.9	2.8	2.7	
t _{PHZ}	DIR	A	5.1	5.2	5.3	5.2	3.7	ns
t _{PLZ}			5.1	5.2	5.3	5.2	3.7	
t _{PHZ}	DIR	B	5.3	4.3	4	3.3	3.7	ns
t _{PLZ}			5.3	4.3	4	3.3	3.7	
t _{PZH} [†]	DIR	A	8.5	6.9	6.4	5.5	6.1	ns
t _{PZL} [†]			8.5	6.9	6.4	5.5	6.1	
t _{PZH} [†]	DIR	B	8.3	7.8	7.7	7.5	5.9	ns
t _{PZL} [†]			8.3	7.8	7.7	7.5	5.9	

[†] The enable time is a calculated value, derived using the formula shown in the *enable times* section, page 16.



SN74AVCH1T45
SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES598C – JULY 2004 – REVISED OCTOBER 2004

switching characteristics over recommended operating free-air temperature range,
 $V_{CCA} = 1.5 \text{ V} \pm 0.1 \text{ V}$ (see Figure 11)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.2 \text{ V}$	$V_{CCB} = 1.5 \text{ V} \pm 0.1 \text{ V}$		$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A	B	2.9	0.7	5.6	0.6	5.2	0.5	4.2	0.5	3.8	ns
t_{PHL}			2.9	0.7	5.6	0.6	5.2	0.5	4.2	0.5	3.8	
t_{PLH}	B	A	2.6	0.6	5.5	0.4	5.3	0.3	4.9	0.3	4.8	ns
t_{PHL}			2.6	0.6	5.5	0.4	5.3	0.3	4.9	0.3	4.8	
t_{PHZ}	DIR	A	3.8	1.6	6.7	1.5	6.8	0.3	6.9	0.9	6.9	ns
t_{PLZ}			3.8	1.6	6.7	1.5	6.8	0.3	6.9	0.9	6.9	
t_{PHZ}	DIR	B	5.1	1.8	8.1	1.6	7.1	1.1	4.7	1.4	4.5	ns
t_{PLZ}			5.1	1.8	8.1	1.6	7.1	1.1	4.7	1.4	4.5	
t_{PZH}^{\dagger}	DIR	A	7.7	13.6		12.4		9.6		9.3		ns
t_{PZL}^{\dagger}			7.7	13.6		12.4		9.6		9.3		
t_{PZH}^{\dagger}	DIR	B	6.7	12.3		12		11.1		10.7		ns
t_{PZL}^{\dagger}			6.7	12.3		12		11.1		10.7		

[†] The enable time is a calculated value, derived using the formula shown in the *enable times* section, page 16.

switching characteristics over recommended operating free-air temperature range,
 $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (see Figure 11)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 1.2 \text{ V}$	$V_{CCB} = 1.5 \text{ V} \pm 0.1 \text{ V}$		$V_{CCB} = 1.8 \text{ V} \pm 0.15 \text{ V}$		$V_{CCB} = 2.5 \text{ V} \pm 0.2 \text{ V}$		$V_{CCB} = 3.3 \text{ V} \pm 0.3 \text{ V}$		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A	B	2.8	0.6	5.3	0.5	5	0.4	3.9	0.4	3.4	ns
t_{PHL}			2.8	0.6	5.3	0.5	5	0.4	3.9	0.4	3.4	
t_{PLH}	B	A	2.3	0.5	5.2	0.4	5	0.3	4.6	0.2	4.4	ns
t_{PHL}			2.3	0.5	5.2	0.4	5	0.3	4.6	0.2	4.4	
t_{PHZ}	DIR	A	3.8	1.6	5.9	1.6	5.9	1.6	5.9	0.5	6	ns
t_{PLZ}			3.8	1.6	5.9	1.6	5.9	1.6	5.9	0.5	6	
t_{PHZ}	DIR	B	5	1.8	7.7	1.4	6.8	1	4.4	1.4	4.3	ns
t_{PLZ}			5	1.89	7.7	1.4	6.8	1	4.4	1.4	4.3	
t_{PZH}^{\dagger}	DIR	A	7.3	12.9		11.8		9		8.7		ns
t_{PZL}^{\dagger}			7.3	12.9		11.8		9		8.7		
t_{PZH}^{\dagger}	DIR	B	6.5	11.2		10.9		9.8		9.4		ns
t_{PZL}^{\dagger}			6.5	11.2		10.9		9.8		9.4		

[†] The enable time is a calculated value, derived using the formula shown in the *enable times* section, page 16.



SN74AVCH1T45

SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER

WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES598C – JULY 2004 – REVISED OCTOBER 2004

switching characteristics over recommended operating free-air temperature range,
 $V_{CCA} = 2.5\text{ V} \pm 0.2\text{ V}$ (see Figure 11)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V	V _{CCB} = 1.5 V ± 0.1 V		V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	B	2.6	0.5	4.9	0.4	4.6	0.3	3.4	0.3	3	ns
t _{PHL}			2.6	0.5	4.9	0.4	4.6	0.3	3.4	0.3	3	
t _{PLH}	B	A	2.2	0.4	4.2	0.3	3.8	0.2	3.4	0.2	3.3	ns
t _{PHL}			2.2	0.4	4.2	0.3	3.8	0.2	3.4	0.2	3.3	
t _{PHZ}	DIR	A	2.8	0.3	3.8	0.8	3.8	0.4	3.8	0.5	3.8	ns
t _{PLZ}			2.8	0.3	3.8	0.8	3.8	0.4	3.8	0.5	3.8	
t _{PHZ}	DIR	B	4.9	2	7.6	1.5	6.5	0.6	4.1	1	4	ns
t _{PLZ}			4.9	2	7.6	1.5	6.5	0.6	4.1	1	4	
t _{PZH} [†]	DIR	A	7.1	11.8		10.3		7.5		7.3		ns
t _{PZL} [†]			7.1	11.8		10.3		7.5		7.3		
t _{PZH} [†]	DIR	B	5.4	8.6		8.1		7		6.6		ns
t _{PZL} [†]			5.4	8.6		8.1		7		6.6		

[†] The enable time is a calculated value, derived using the formula shown in the *enable times* section, page 16.

switching characteristics over recommended operating free-air temperature range,
 $V_{CCA} = 3.3\text{ V} \pm 0.3\text{ V}$ (see Figure 11)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.2 V	V _{CCB} = 1.5 V ± 0.1 V		V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A	B	2.6	0.4	4.7	0.3	4.4	0.2	3.3	0.2	2.8	ns
t _{PHL}			2.6	0.4	4.7	0.3	4.4	0.2	3.3	0.2	2.8	
t _{PLH}	B	A	2.2	0.4	3.8	0.3	3.4	0.2	3	0.1	2.8	ns
t _{PHL}			2.2	0.4	3.8	0.3	3.4	0.2	3	0.1	2.8	
t _{PHZ}	DIR	A	3.1	1.3	4.3	1.3	4.3	1.3	4.3	1.3	4.3	ns
t _{PLZ}			3.1	1.3	4.3	1.3	4.3	1.3	4.3	1.3	4.3	
t _{PHZ}	DIR	B	4	0.7	7.4	0.6	6.5	0.7	4	1.5	3.9	ns
t _{PLZ}			4	0.7	7.4	0.6	6.5	0.7	4	1.5	3.9	
t _{PZH} [†]	DIR	A	6.2	11.2		9.9		7		6.7		ns
t _{PZL} [†]			6.2	11.2		9.9		7		6.7		
t _{PZH} [†]	DIR	B	5.7	8.9		8.5		7.2		6.8		ns
t _{PZL} [†]			5.7	8.9		8.5		7.2		6.8		

[†] The enable time is a calculated value, derived using the formula shown in the *enable times* section, page 16.



SN74AVCH1T45
SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES598C – JULY 2004 – REVISED OCTOBER 2004

operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	$V_{CCA} =$ $V_{CCB} = 1.2\text{ V}$	$V_{CCA} =$ $V_{CCB} = 1.5\text{ V}$	$V_{CCA} =$ $V_{CCB} = 1.8\text{ V}$	$V_{CCA} =$ $V_{CCB} = 2.5\text{ V}$	$V_{CCA} =$ $V_{CCB} = 3.3\text{ V}$	UNIT
			TYP	TYP	TYP	TYP	TYP	
C_{pdA}^\dagger	A-port input, B-port output	$C_L = 0\text{ pF},$ $f = 10\text{ MHz},$ $t_r = t_f = 1\text{ ns}$	3	3	3	3	4	pF
	B-port input, A-port output		14	14	14	15	16	
C_{pdB}^\dagger	A-port input, B-port output	$C_L = 0\text{ pF},$ $f = 10\text{ MHz},$ $t_r = t_f = 1\text{ ns}$	14	14	14	15	16	pF
	B-port input, A-port output		3	3	3	3	4	

† Power-dissipation capacitance per transceiver

SN74AVCH1T45
SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES598C – JULY 2004 – REVISED OCTOBER 2004

power-up considerations

A proper power-up sequence always should be followed to avoid excessive supply current, bus contention, oscillations, or other anomalies. To guard against such power-up problems, take the following precautions:

1. Connect ground before any supply voltage is applied.
2. Power up V_{CCA} .
3. V_{CCB} can be ramped up along with or after V_{CCA} .

typical total static power consumption ($I_{CCA} + I_{CCB}$)

Table 1

V_{CCB}	V_{CCA}						UNIT
	0 V	1.2 V	1.5 V	1.8 V	2.5 V	3.3 V	
0 V	0	<0.5	<0.5	<0.5	<0.5	<0.5	μA
1.2 V	<0.5	<1	<1	<1	<1	1	
1.5 V	<0.5	<1	<1	<1	<1	1	
1.8 V	<0.5	<1	<1	<1	<1	<1	
2.5 V	<0.5	1	<1	<1	<1	<1	
3.3 V	<0.5	1	<1	<1	<1	<1	



SN74AVCH1T45

SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES598C – JULY 2004 – REVISED OCTOBER 2004

TYPICAL CHARACTERISTICS

TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE,
 $T_A = 25^\circ\text{C}, V_{CCA} = 1.2\text{ V}$




Figure 1




Figure 2

TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE,
 $T_A = 25^\circ\text{C}, V_{CCA} = 1.5\text{ V}$




Figure 3




Figure 4

SN74AVCH1T45
SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES598C – JULY 2004 – REVISED OCTOBER 2004

TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE,
 $T_A = 25^\circ\text{C}, V_{CCA} = 1.8\text{ V}$




Figure 5




Figure 6

TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE,
 $T_A = 25^\circ\text{C}, V_{CCA} = 2.5\text{ V}$




Figure 7




Figure 8

SN74AVCH1T45
SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES598C – JULY 2004 – REVISED OCTOBER 2004

TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE,
 $T_A = 25^\circ\text{C}$, $V_{CCA} = 3.3\text{ V}$




Figure 9





Figure 10

SN74AVCH1T45 SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES598C – JULY 2004 – REVISED OCTOBER 2004


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CCO}$
t_{PHZ}/t_{PZH}	GND


V_{CCO}	C_L	R_L	V_{TP}
1.2 V	15 pF	2 k Ω	0.1 V
1.5 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.8 V \pm 0.15 V	15 pF	2 k Ω	0.15 V
2.5 V \pm 0.2 V	15 pF	2 k Ω	0.15 V
3.3 V \pm 0.3 V	15 pF	2 k Ω	0.3 V



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $dv/dt \geq 1$ V/ns.
 - The outputs are measured one at a time, with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .
 - V_{CCI} is the V_{CC} associated with the input port.
 - V_{CCO} is the V_{CC} associated with the output port.


Figure 11. Load Circuit and Voltage Waveforms

SN74AVCH1T45
SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES598C – JULY 2004 – REVISED OCTOBER 2004

APPLICATION INFORMATION

Figure 12 shows an example of the SN74AVCH1T45 being used in a unidirectional logic level-shifting application.



PIN	NAME	FUNCTION	DESCRIPTION
1	V _{CCA}	V _{CC1}	SYSTEM-1 supply voltage (1.2 V to 3.6 V)
2	GND	GND	Device GND
3	A	OUT	Output level depends on V _{CC1} voltage.
4	B	IN	Input threshold value depends on V _{CC2} voltage.
5	DIR	DIR	GND (low level) determines B-port to A-port direction.
6	V _{CCB}	V _{CC2}	SYSTEM-2 supply voltage (1.2 V to 3.6 V)


Figure 12. Unidirectional Logic Level-Shifting Application

SN74AVCH1T45 SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

SCES598C – JULY 2004 – REVISED OCTOBER 2004

APPLICATION INFORMATION

Figure 13 shows the SN74AVCH1T45 being used in a bidirectional logic level-shifting application. Since the SN74AVCH1T45 does not have an output-enable (OE) pin, the system designer should take precautions to avoid bus contention between SYSTEM-1 and SYSTEM-2 when changing directions.



Following is a sequence that illustrates data transmission from SYSTEM-1 to SYSTEM-2 and then from SYSTEM-2 to SYSTEM-1.

STATE	DIR CTRL	I/O-1	I/O-2	DESCRIPTION
1	H	Out	In	SYSTEM-1 data to SYSTEM-2
2	H	Hi-Z	Hi-Z	SYSTEM-2 is getting ready to send data to SYSTEM-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on bus hold.
3	L	Hi-Z	Hi-Z	DIR bit is flipped. I/O-1 and I/O-2 are still disabled. The bus-line state depends on bus hold.
4	L	Out	In	SYSTEM-2 data to SYSTEM-1

Figure 13. Bidirectional Logic Level-Shifting Application

enable times

Calculate the enable times for the SN74AVCH1T45 using the following formulas:

$$t_{PZH} (\text{DIR to A}) = t_{PLZ} (\text{DIR to B}) + t_{PLH} (\text{B to A})$$

$$t_{PZL} (\text{DIR to A}) = t_{PHZ} (\text{DIR to B}) + t_{PHL} (\text{B to A})$$


$$t_{PZH} (\text{DIR to B}) = t_{PLZ} (\text{DIR to A}) + t_{PLH} (\text{A to B})$$

$$t_{PZL} (\text{DIR to B}) = t_{PHZ} (\text{DIR to A}) + t_{PHL} (\text{A to B})$$

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74AVCH1T45 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

DBV (R-PDSO-G6)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion.
 - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
 - $\frac{0,20}{M}$ Falls within JEDEC MO-178 Variation AB, except minimum lead width.

DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE




4093553-3/D 01/02

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion.
 - D. Falls within JEDEC MO-203

YZP (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY




- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. NanoFree™ package configuration.
 - D. This package is lead-free. Refer to the 6 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.

YEP (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY



4204725-3/A 10/2002

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. NanoStar™ package configuration.
 - D. This package is tin-lead (SnPb). Refer to the 6 YZP package (drawing 4204741) for lead-free.

NanoStar is a trademark of Texas Instruments.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265