
SCLS393O - APRIL 1998 - REVISED OCTOBER 2005

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Max t<sub>pd</sub> of 11 ns at 5 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
   >2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- Schmitt-Trigger Circuitry on A, B, and CLR Inputs for Slow Input Transition Rates
- Edge Triggered From Active-High or Active-Low Gated Logic Inputs

- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Retriggerable for Very Long Output Pulses, up to 100% Duty Cycle
- Overriding Clear Terminates Output Pulse
- Glitch-Free Power-Up Reset on Outputs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



#### description/ordering information

The 'LV123A devices are dual retriggerable monostable multivibrators designed for 2-V to 5.5-V V<sub>CC</sub> operation.

These edge-triggered multivibrators feature output pulse-duration control by three methods. In the first method, the  $\overline{A}$  input is low and the B input goes high. In the second method, the B input is high and the  $\overline{A}$  input goes low. In the third method, the  $\overline{A}$  input is low, the B input is high, and the clear  $(\overline{CLR})$  input goes high.

The output pulse duration is programmable by selecting external resistance and capacitance values. The external timing capacitor must be connected between  $C_{ext}$  and  $R_{ext}/C_{ext}$  (positive) and an external resistor connected between  $R_{ext}/C_{ext}$  and  $V_{CC}$ . To obtain variable pulse durations, connect an external variable resistance between  $R_{ext}/C_{ext}$  and  $V_{CC}$ . The output pulse duration also can be reduced by taking  $\overline{CLR}$  low.

Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. The  $\overline{A}$ , B, and  $\overline{CLR}$  inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs.

Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active  $(\overline{A})$  or high-level-active (B) input. Pulse duration can be reduced by taking  $\overline{CLR}$  low. The input/output timing diagram illustrates pulse control by retriggering the inputs and early clearing.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCLS393O - APRIL 1998 - REVISED OCTOBER 2005

### description/ordering information (continued)

During power up, Q outputs are in the low state, and  $\overline{Q}$  outputs are in the high state. The outputs are glitch free, without applying a reset pulse.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

Pin assignments for these devices are identical to those of the 'AHC123A and 'AHCT123A devices for interchangeability, when allowed.

#### ORDERING INFORMATION

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Reel of 1000	SN74LV123ARGYR	LV123A
	2010 D	Tube of 40	SN74LV123AD	11/4004
	SOIC - D	Reel of 2500	SN74LV123ADR	LV123A
	SOP - NS	Reel of 2000	SN74LV123ANSR	74LV123A
-40°C to 85°C	SSOP - DB	Reel of 2000	SN74LV123ADBR	LV123A
	Tube of 90 SN74LV123APW		SN74LV123APW	
	TSSOP – PW	Reel of 2000	SN74LV123APWR	LV123A
		Reel of 250	SN74LV123APWT	
	TVSOP - DGV	Reel of 2000	SN74LV123ADGVR	LV123A
	CDIP – J	Tube of 25	SNJ54LV123AJ	SNJ54LV123AJ
–55°C to 125°C	CFP – W	Tube of 150	SNJ54LV123AW	SNJ54LV123AW
	LCCC - FK	Tube of 55	SNJ54LV123AFK	SNJ54LV123AFK

<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


#### **FUNCTION TABLE** (each multivibrator)

	INPUTS	i	OUTI	PUTS
CLR	Ā	В	Q	Q
L	Χ	Х	L	Н
Х	Н	X	L‡	H <sup>‡</sup>
Х	Χ	L	L‡	H <sup>‡</sup>
Н	L	$\uparrow$	Л	T
Н	$\downarrow$	Н	Л	T
1	L	Н	Л	T


<sup>‡</sup>These outputs are based on the assumption that the indicated steady-state conditions at the  $\overline{\mathsf{A}}$  and B inputs have been set up long enough to complete any pulse started before the setup.



## logic diagram, each multivibrator (positive logic)



## input/output timing diagram



SCLS393O - APRIL 1998 - REVISED OCTOBER 2005

## absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub> –0.5 V to 7	
Input voltage range, V <sub>I</sub> (see Note 1)	7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	7 V
Output voltage range in high or low state, V <sub>O</sub> (see Notes 1 and 2)0.5 V to V <sub>CC</sub> + 0.5	
Output voltage range in power-off state, V <sub>O</sub> (see Note 1) –0.5 V to 7	7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	mΑ
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	mΑ
Continuous current through V <sub>CC</sub> or GND ±50 m	mΑ
Package thermal impedance, $\theta_{JA}$ (see Note 3): D package	
(see Note 3): DB package 82°C/	
(see Note 3): DGV package	
(see Note 3): NS package	
(see Note 3): PW package	)/W
(see Note 4): RGY package	
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. This value is limited to 5.5 V maximum.
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.
  - 4. The package thermal impedance is calculated in accordance with JESD 51-5.



SCLS393O - APRIL 1998 - REVISED OCTOBER 2005

## recommended operating conditions (see Note 5)

			SN54L	V123A	SN74L	V123A	
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		
	LPak Inval Construction	V <sub>CC</sub> = 2.3 V to 2.7 V	V <sub>CC</sub> ×0.7		V <sub>CC</sub> ×0.7		] ,,
VIH	High-level input voltage	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	V <sub>CC</sub> × 0.7		$V_{CC} \times 0.7$		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	V <sub>CC</sub> × 0.7		$V_{CC} \times 0.7$		
		V <sub>CC</sub> = 2 V		0.5		0.5	
.,		V <sub>CC</sub> = 2.3 V to 2.7 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	] ,,
$V_{IL}$	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		V <sub>CC</sub> ×0.3		V <sub>CC</sub> ×0.3	V
		V <sub>CC</sub> = 4.5 V to 5.5 V		V <sub>CC</sub> × 0.3		V <sub>CC</sub> ×0.3	
VI	Input voltage		0	5.5	0	5.5	V
Vo	Output voltage		0	<sup>4</sup> √VCC	0	VCC	V
		V <sub>CC</sub> = 2 V		-50		-50	μΑ
		V <sub>CC</sub> = 2.3 V to 2.7 V	2	-2		-2	
ІОН	High-level output current	V <sub>CC</sub> = 3 V to 3.6 V	0	-6		-6	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V	Q	-12		-12	
		V <sub>CC</sub> = 2 V		50		50	μΑ
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2		2	
lOL	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V		6		6	mA
		V <sub>CC</sub> = 4.5 V to 5.5 V		12		12	
_		V <sub>CC</sub> = 2 V	5k		5k		
R <sub>ext</sub>	External timing resistance	V <sub>CC</sub> ≥ 3 V	1k		1k		Ω
C <sub>ext</sub>	External timing capacitance		No res	striction	No res	triction	pF
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		1		1		ms/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 5: Unused R<sub>ext</sub>/C<sub>ext</sub> terminals should be left unconnected. All remaining unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SCLS393O - APRIL 1998 - REVISED OCTOBER 2005

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST COMPLETIONS	.,,	SN54	1LV123A		SN74	LV123A	1	
PA	RAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
		I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1			
		I <sub>OH</sub> = -2 mA	2.3 V	2			2			.,
VOH		$I_{OH} = -6 \text{ mA}$	3 V	2.48			2.48			V
		I <sub>OH</sub> = -12 mA	4.5 V	3.8			3.8			
		I <sub>OL</sub> = 50 μA	2 V to 5.5 V			0.1			0.1	
.,		I <sub>OL</sub> = 2 mA	2.3 V			0.4			0.4	V
VOL		I <sub>OL</sub> = 6 mA	3 V		, s	0.44			0.44	V
		I <sub>OL</sub> = 12 mA	4.5 V		,S	0.55			0.55	
	R <sub>ext</sub> /C <sub>ext</sub> †	V <sub>I</sub> = 5.5 V or GND	2 V to 5.5 V		PA	±2.5			±2.5	
Ц	A B and OLB	V. F.F.V. on CNID	0	ć	\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	±1			±1	μΑ
	A, B, and CLR	$V_I = 5.5 \text{ V or GND}$	0 to 5.5 V	70		±1			±1	
ICC	Quiescent	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	000		20			20	μΑ
			2.3 V	Q.		220			220	
١.	Active state	$V_I = V_{CC}$ or GND,	3 V			280			280	•
ICC	(per circuit)	$R_{ext}/C_{ext} = 0.5 V_{CC}$	4.5 V			650			650	μΑ
			5.5 V			975			975	
l <sub>off</sub>		$V_I$ or $V_O = 0$ to 5.5 $V$	0						5	μΑ
<u> </u>		V. V or CND	3.3 V		1.9			1.9		~ F
Ci		$V_I = V_{CC}$ or GND	5 V		1.9			1.9		pF

<sup>&</sup>lt;sup>†</sup> This test is performed with the terminal in the off-state condition.

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

				TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54LV123A		SN74LV123A	
			I IEST CC	ONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MIN MAX	
	Pulse	CLR			6			6.5	A	6.5		
τ <sub>W</sub>	duration	A or B trigger	]		6			6.5	N. N	6.5		ns
	Dulas natri		<b>D</b> 410	C <sub>ext</sub> = 100 pF	‡	94		Ф	1/2	‡		ns
trr	Pulse retrigger time Rext = 1		$R_{ext} = 1 k\Omega$	C <sub>ext</sub> = 0.01 μF	‡	2		Q#		‡		μS

<sup>‡</sup> See retriggering data in the application information section.

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

			TEOT 00	NIDITIONO	T <sub>A</sub> = 25°C			SN54LV123A		SN74LV123A		UNIT
			l lesi cc	ONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MIN MAX	
	Pulse	CLR			5			5		5		
t <sub>W</sub>	duration	A or B trigger	1		5			5	704	5		ns
	Dulas asta		D 410	C <sub>ext</sub> = 100 pF	‡	76		Φ	1110	‡		ns
τrr	Pulse retrigger time		$R_{ext} = 1 k\Omega$	$C_{ext} = 0.01  \mu F$	‡	1.8		*		‡		μS

<sup>‡</sup> See retriggering data in the application information section.



SCLS393O - APRIL 1998 - REVISED OCTOBER 2005

## timing requirements over recommended operating free-air temperature range, $V_{\text{CC}}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

			TEOT 00	TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54LV123A		/123A	LINUT
			TEST CC	SNOTTIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	Pulse	CLR			5			5	<i>A</i>	5		
t <sub>W</sub>	duration	A or B trigger	]		5			5	N. W	5		ns
	Dulaa satsi		D 410	C <sub>ext</sub> = 100 pF	†	59		9	1/1	†		ns
t <sub>rr</sub>	Pulse retri	gger ume	$R_{ext} = 1 k\Omega$	C <sub>ext</sub> = 0.01 μF	†	1.5		QŤ.		†	·	μs

<sup>†</sup> See retriggering data in the application information section.

#### switching characteristics over recommended operating $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1) free-air temperature

	FROM	то	TEST	T,	<sub>A</sub> = 25°C	;	SN54L\	/123A	SN74L	/123A	
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	Ā or B	Q or $\overline{\mathbb{Q}}$			14.5*	31.4*	1*	37*	1	37	
t <sub>pd</sub>	CLR	Q or Q	C <sub>L</sub> = 15 pF		13*	25*	1*	29.5*	1	29.5	ns
	CLR trigger	Q or Q			15.1*	33.4*	1*	39*	1	39	
	A or B	Q or Q			16.6	36	1	42	1	42	
t <sub>pd</sub>	CLR	Q or Q	C <sub>L</sub> = 50 pF		14.7	32.8	1	34.5	1	34.5	ns
•	CLR trigger	Q or Q			17.4	38	1 2	44	1	44	
			$C_L = 50 \text{ pF},$ $C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 \text{ k}\Omega$		197	260	Jongo	320		320	ns
t <sub>W</sub> ‡		Q or $\overline{\mathbb{Q}}$	$C_L = 50 \text{ pF},$ $C_{\text{ext}} = 0.01 \mu\text{F},$ $R_{\text{ext}} = 10 k\Omega$	90	100	110	90	110	90	110	μs
			$C_L = 50 \text{ pF},$ $C_{ext} = 0.1 \mu\text{F},$ $R_{ext} = 10 k\Omega$	0.9	1	1.1	0.9	1.1	0.9	1.1	ms
∆t <sub>W</sub> §			C <sub>L</sub> = 50 pF		±1						%

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



 $<sup>\</sup>ddagger$  t<sub>W</sub> = Duration of pulse at Q and  $\overline{Q}$  outputs  $\S$   $\Delta$ t<sub>W</sub> = Output pulse-duration variation (Q and  $\overline{Q}$ ) between circuits in same package

SCLS393O - APRIL 1998 - REVISED OCTOBER 2005

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	TEST	T,	<sub>A</sub> = 25°C	;	SN54L\	/123A	SN74L	V123A	
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	A or B	Q or Q			10.2*	20.6*	1*	24*	1	24	
<sup>t</sup> pd	CLR	Q or Q	C <sub>L</sub> = 15 pF		9.3*	15.8*	1*	18.5*	1	18.5	ns
	CLR trigger	Q or Q			10.6*	22.4*	1*	26*	1	26	
	Ā or B	Q or Q			11.8	24.1	1	27.5	1	27.5	
<sup>t</sup> pd	CLR	Q or Q	C <sub>L</sub> = 50 pF		10.5	19.3	1	22	1	22	ns
	CLR trigger	Q or Q			12.3	25.9	1 8	29.5	1	29.5	
			$C_L = 50 \text{ pF},$ $C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 \text{ k}\Omega$		182	240	Jongo	300		300	ns
t <sub>W</sub> †		Q or $\overline{\mathbb{Q}}$	$C_L = 50 \text{ pF},$ $C_{ext} = 0.01 \mu\text{F},$ $R_{ext} = 10 k\Omega$	90	100	110	90	110	90	110	μs
	$C_L = 50 \mathrm{g}$ $C_{\text{ext}} = 0.1$	$C_L = 50 \text{ pF},$ $C_{ext} = 0.1 \mu\text{F},$ $R_{ext} = 10 k\Omega$	0.9	1	1.1	0.9	1.1	0.9	1.1	ms	
∆t <sub>W</sub> ‡			$C_L = 50 pF$		±1						%

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	TEST	T,	չ = 25°C	;	SN54L\	/123A	SN74L	V123A	LINUT
PARAMETER	(INPUT)	(OUTPUT)	CONDITIONS	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	A or B	Q or Q			7.1*	12*	1*	14*	1	14	
<sup>t</sup> pd	CLR	Q or Q	C <sub>L</sub> = 15 pF		6.5*	9.4*	1*	11*	1	11	ns
	CLR trigger	Q or Q			7.4*	12.9*	1*	15*	1	15	
	Ā or B	Q or Q			8.3	14	1	16	1	16	
<sup>t</sup> pd	CLR	Q or Q	C <sub>L</sub> = 50 pF		7.4	11.4	1	13	1	13	ns
	CLR trigger	Q or Q			8.7	14.9	1 8	17	1	17	
			$C_L = 50 \text{ pF},$ $C_{ext} = 28 \text{ pF},$ $R_{ext} = 2 \text{ k}\Omega$		167	200	JONGO	240		240	ns
<sub>tw</sub> †		Q or $\overline{\mathbb{Q}}$	$C_L = 50 \text{ pF},$ $C_{ext} = 0.01 \mu\text{F},$ $R_{ext} = 10 k\Omega$	90	100	110	90	110	90	110	μs
			$C_L = 50 \text{ pF},$ $C_{ext} = 0.1 \mu\text{F},$ $R_{ext} = 10 k\Omega$	0.9	1	1.1	0.9	1.1	0.9	1.1	ms
∆t <sub>W</sub> ‡					±1						%

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



 $<sup>\</sup>dagger t_W = Duration of pulse at Q and <math>\overline{Q}$  outputs

 $<sup>\</sup>ddagger \Delta t_W = \text{Output pulse-duration variation (Q and } \overline{Q})$  between circuits in same package

 $<sup>\</sup>dagger t_W = Duration of pulse at Q and <math>\overline{Q}$  outputs

 $<sup>\</sup>ddagger \Delta t_W = \text{Output pulse-duration variation (Q and } \overline{Q} \text{)}$  between circuits in same package

## operating characteristics, T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS V <sub>CC</sub>		TYP	UNIT	
	Bosses discharges and other	0 50 - 5	( 40 MIL-	3.3 V	44	
pd	Power dissipation capacitance	$C_L = 50 \text{ pF},$	f = 10 MHz	5 V	49	pF


#### PARAMETER MEASUREMENT INFORMATION From Output Test Point **Under Test VCC** Inputs or 50% V<sub>CC</sub> (see Note A) Outputs . 0 V **VOLTAGE WAVEFORMS LOAD CIRCUIT PULSE DURATION** Input A 50% V<sub>CC</sub> (see Note B) Input CLR 50% V<sub>C</sub>C (see Note B) VCC Input B 0 V 50% V<sub>C</sub>C (see Note B) **tPHL** - V<sub>OH</sub> In-Phase 50% V<sub>CC</sub> VOH 50% V<sub>CC</sub> In-Phase Output 50% V<sub>CC</sub> - V<sub>OL</sub> Output <sup>t</sup>PHL **tPLH** tPHL -· VOH Out-of-Phase Out-of-Phase 50% V<sub>CC</sub> 50% V<sub>CC</sub> 50% V<sub>C</sub>C Output Output VOL VOL **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS DELAY TIMES DELAY TIMES**

NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f = 3 \text{ ns}$ ,  $t_f = 3 \text{ ns}$ .
- C. The outputs are measured one at a time, with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

#### APPLICATION INFORMATION<sup>†</sup>



<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



#### APPLICATION INFORMATION<sup>†</sup>




Figure 4. Output Pulse Duration vs External Timing Capacitance






Figure 5. Variations in Output Pulse Duration vs Temperature


<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.




### APPLICATION INFORMATION<sup>†</sup>









<sup>†</sup> Operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.



#### **APPLICATION INFORMATION**

#### caution in use


To prevent malfunctions due to noise, connect a high-frequency capacitor between  $V_{CC}$  and GND, and keep the wiring between the external components and  $C_{ext}$  and  $R_{ext}/C_{ext}$  terminals as short as possible.

#### power-down considerations

Large values of  $C_{ext}$  can cause problems when powering down the 'LV123A devices because of the amount of energy stored in the capacitor. When a system containing this device is powered down, the capacitor can discharge from  $V_{CC}$  through the protection diodes at pin 2 or pin 14. Current through the input protection diodes must be limited to 30 mA; therefore, the turn-off time of the  $V_{CC}$  power supply must not be faster than  $t = V_{CC} \times C_{ext}/30$  mA. For example, if  $V_{CC} = 5$  V and  $C_{ext} = 15$  pF, the  $V_{CC}$  supply must turn off no faster than  $t = (5 \text{ V}) \times (15 \text{ pF})/30$  mA = 2.5 ns. Usually, this is not a problem because power supplies are heavily filtered and cannot discharge at this rate. When a more rapid decrease of  $V_{CC}$  to zero occurs, the 'LV123A devices can sustain damage. To avoid this possibility, use external clamping diodes.

### output pulse duration

The output pulse duration,  $t_W$ , is determined primarily by the values of the external capacitance ( $C_T$ ) and timing resistance ( $R_T$ ). The timing components are connected as shown in Figure 10.



**Figure 10. Timing-Component Connections** 

The pulse duration is given by:

$$t_{w} = K \times R_{T} \times C_{T}$$
 if  $C_{T}$  is  $\geq$ 1000 pF,  $K = 1.0$  or

where:

tw = pulse duration in ns

 $R_T$  = external timing resistance in  $k\Omega$ 

if C<sub>T</sub> is <1000 pF, K can be determined from Figure 8

C<sub>T</sub> = external capacitance in pF

K = multiplier factor

Equation 1 and Figure 3 can be used to determine values for pulse duration, external resistance, and external capacitance.



#### **APPLICATION INFORMATION**

#### retriggering data

The minimum input retriggering time ( $t_{MIR}$ ) is the minimum time required after the initial signal before retriggering the input. After  $t_{MIR}$ , the device retriggers the output. Experimentally, it also can be shown that to retrigger the output pulse, the two adjacent input signals should be  $t_{MIR}$  apart, where  $t_{MIR} = 0.30 \times t_{w}$ . The retrigger pulse duration is calculated as shown in Figure 11.





Figure 11. Retrigger Pulse Duration

The minimum value from the end of the input pulse to the beginning of the retriggered output should be approximately 15 ns to ensure a retriggered output (see Figure 12).



 $t_{MRT}$ = Minimum Time Between the End of the Second Input Pulse and the Beginning of the Retriggered Output  $t_{MRT}$ = 15 ns

Figure 12. Input/Output Requirements







6-Dec-2006

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LV123AD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV123ADBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV123ADBRE4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV123ADE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV123ADGVR	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV123ADGVRE4	ACTIVE	TVSOP	DGV	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV123ADR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV123ADRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV123ANSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV123ANSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV123APW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV123APWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV123APWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV123APWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV123APWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV123APWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV123APWT	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV123APWTE4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV123APWTG4	ACTIVE	TSSOP	PW	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV123ARGYR	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR
SN74LV123ARGYRG4	ACTIVE	QFN	RGY	16	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1YEAR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



#### PACKAGE OPTION ADDENDUM

6-Dec-2006

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## DGV (R-PDSO-G\*\*)

#### 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

## D (R-PDSO-G16)


## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BB.



## **MECHANICAL DATA**

## NS (R-PDSO-G\*\*)

## 14-PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

#### **28 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

## PW (R-PDSO-G\*\*)

#### 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

otive
band
control
у
Inetwork
ty
ony
ss
1

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated