AM26LS32AC, AM26LS32AI, AM26LS33AC, AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS SLLS115D – OCTOBER 1980 – REVISED MARCH 2002

- AM26LS32A Devices Meet or Exceed the Requirements of ANSI TIA/EIA-422-B, TIA/EIA-423-B, and ITU Recommendations V.10 and V.11
- AM26LS32A Devices Have ±7-V Common-Mode Range With ±200-mV Sensitivity
- AM26LS33A Devices Have ±15-V Common-Mode Range With ±500-mV Sensitivity
- Input Hysteresis . . . 50 mV Typical
- Operate From a Single 5-V Supply
- Low-Power Schottky Circuitry
- 3-State Outputs
- Complementary Output-Enable Inputs
- Input Impedance . . . 12 kΩ Min
- Designed to Be Interchangeable With Advanced Micro Devices AM26LS32[™] and AM26LS33[™]

description

The AM26LS32A and AM26LS33A devices are quadruple differential line receivers for balanced and unbalanced digital data transmission. The enable function is common to all four receivers and offers a choice of active-high or active-low input. The 3-state outputs permit connection directly to a bus-organized system. Fail-safe design ensures that, if the inputs are open, the outputs always are high.

AM26LS32AC D, N, OR NS PACKAGE
AM26LS32AI, AM26LS33AC D OR N PACKAGE
AM26LS32AM, AM26LS33AM J PACKAGE
(TOP VIEW)

		,	
1B [1	U ₁₆] V _{CC}] 4Β
1A [2	15] 4B
1Y [3	14] 4A
G [4	13] 4Y
2Y [5	12] <u>G</u>
2A [6	11] 3Y
2B [7	10] 3A
GND [8	9] 3B

AM26LS32AM, AM26LS33AM ... FK PACKAGE (TOP VIEW)



NC - No internal connection

Compared to the AM26LS32 and the AM26LS33, the AM26LS32A and AM26LS33A incorporate an additional stage of amplification to improve sensitivity. The input impedance has been increased, resulting in less loading of the bus line. The additional stage has increased propagation delay; however, this does not affect interchangeability in most applications.

The AM26LS32AC and AM26LS33AC are characterized for operation from 0°C to 70°C. The AM26LS32AI is characterized for operation from –40°C to 85°C. The AM26LS32AM and AM26LS33AM are characterized for operation over the full military temperature range of –55°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

AM26LS32 and AM26LS33 are trademarks of Advanced Micro Devices, Inc.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

SLLS115D - OCTOBER 1980 - REVISED MARCH 2002

FUNCTION TABLE (each receiver)							
DIFFERENTIAL	ENA	BLES	OUTPUT				
A – B	G	G	Y				
	Н	Х	Н				
V _{ID} ≥ V _{IT+}	Х	L	н				
	Н	Х	?				
$V_{IT-} \leq V_{ID} \leq V_{IT+}$	Х	L	?				
	Н	Х	L				
V _{ID} ≤ V _{IT} _	Х	L	L				
Х	L	Н	Z				
0.000	Н	Х	Н				
Open	Х	L	н				

H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

logic diagram (positive logic)





SLLS115D - OCTOBER 1980 - REVISED MARCH 2002

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	
Input voltage, VI: Any differential input	
Other inputs	
Differential input voltage, VID (see Note 2)	±25 V
Continuous total power dissipation	See Dissipation Rating Table
Package thermal impedance, θ_{JA} (see Note 3): D package	73°C/W
N package	67°C/W
NS package	64°C/W
Case temperature for 60 seconds, T _C : FK package	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds:	
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds:	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.

2. Differential voltage values are at the noninverting (A) input terminals with respect to the inverting (B) input terminals.

3. The package thermal impedance is calculated in accordance with JESD 51-7.

DISSIPATION RATING TABLE							
PACKAGE	T _A ≤ 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING				
FK	1375 mW	11.0 mW/°C	880 mW	275 mW			
J	1375 mW	11.0 mW/°C	880 mW	275 mW			



SLLS115D - OCTOBER 1980 - REVISED MARCH 2002

recommended operating conditions

			MIN	NOM	MAX	UNIT	
V _{CC} Supply voltage	AM26LS32AC, AM26LS32AI, AM26LS33AC	4.75	5	5.25	v		
	AM26LS32AM, AM26LS33AM	4.5	5	5.5			
VIH	High-level input voltage		2			V	
VIL	Low-level input voltage				0.8	V	
VIC Common-mode input voltage	AM26LS32A			±7	V		
	AM26LS33A			±15	v		
IOH	High-level output current				-440	μA	
IOL	Low-level output current				8	mA	
T _A Operating free-air temperature		AM26LS32AC, AM26LS33AC	0		70		
	Operating free-air temperature	AM26LS32AI	-40		85	°C	
		AM26LS32AM, AM26LS33AM	-55		125		

electrical characteristics over recommended ranges of V_{CC} , V_{IC} , and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
Vit	Positive-going	VO = VOHmin, IOH = -440 μA	AM26LS32A			0.2	V
VIT+	input threshhold voltage	$VO = VOHIMM, IOH = -440 \mu A$	AM26LS33A			0.5	v
VIT-	Negative-going	V _O = 0.45 V, I _{OL} = 8 mA	AM26LS32A	-0.2‡			V
×11−	input threshhold voltage	VO = 0.45 V, IOL = 0 IIIA	AM26LS33A	-0.5‡			v
V _{hys}	Hysteresis voltage (V _{IT+} – V _{IT} _)				50		mV
VIK	Enable-input clamp voltage	$V_{CC} = MIN,$	lj = –18 mA			-1.5	V
M		V _{CC} =MIN, V _{ID} = 1 V,	AM26LS32AC AM26LS33AC	2.7			
VOH	High-level output voltage	$V_{I(G)} = 0.8 \text{ V}, I_{OH} = -440 \mu\text{A}$	AM26LS32AM, AM26LS32AI, AM26LS33AM	2.5			V
Ve	Low-level output voltage	$V_{CC} = MIN, V_{ID} = -1 V,$	I _{OL} = 4 mA			0.4	V
VOL	Low-level output voltage	$V_{I(G)} = 0.8 V$	I _{OL} = 8 mA			0.45	v
	Off-state		V _O = 2.4 V			20	
loz	(high-impedance state) output current	V _{CC} = MAX	V _O = 0.4 V			-20	μA
łı	Line input current	V _{I =} 15 V,	Other input at –10 V to 15 V			1.2	mA
''		V _I = -15 V,	Other input at –15 V to 10 V			-1.7	
l _{I(EN)}	Enable input current	V _I = 5.5 V				100	μΑ
ΙΗ	High-level enable current	V _I = 2.7 V				20	μΑ
۱ _{IL}	Low-level enable current	V _I = 0.4 V				-0.36	mA
rı	Input resistance	$V_{IC} = -15 V$ to 15 V,	One input to ac ground	12	15		kΩ
IOS	Short-circuit output current§	V _{CC} = MAX		-15		-85	mA
ICC	Supply current	V _{CC} = MAX,	All outputs disabled		52	70	mA

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}C$, and $V_{IC} = 0$.

[‡] The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only.

§ Not more than one output should be shorted to ground at a time, and duration of the short circuit should not exceed one second.



SLLS115D - OCTOBER 1980 - REVISED MARCH 2002

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output	C 15 pE			20	35	
^t PHL	Propagation delay time, high-to-low-level output	$C_L = 15 pF$, See Figure '			22	35	ns
^t PZH	Output enable time to high level	C. 15 pF	See Figure 1		17	22	
^t PZL	Output enable time to low level	$C_L = 15 \text{ pF}, \text{ See Figure 1}$			20	25	ns
^t PHZ	Output disable time from high level	C. 5 mF	Coo Figuro 1		21	30	
^t PLZ	Output disable time from low level	$C_{L} = 5 pF$, See Figure 1		30	40	ns	



- B. All diodes are 1N3064 or equivalent.
 - C. Enable G is tested with \overline{G} high; \overline{G} is tested with G low.





AM26LS32AC, AM26LS32AI, AM26LS33AC, AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS SLLS115D – OCTOBER 1980 – REVISED MARCH 2002

TYPICAL CHARACTERISTICS















AM26LS32AC, AM26LS32AI, AM26LS33AC, AM26LS32AM, AM26LS33AM QUADRUPLE DIFFERENTIAL LINE RECEIVERS SLLS115D – OCTOBER 1980 – REVISED MARCH 2002

TYPICAL CHARACTERISTICS





SLLS115D - OCTOBER 1980 - REVISED MARCH 2002







SLLS115D - OCTOBER 1980 - REVISED MARCH 2002

APPLICATION INFORMATION



 † R_T equals the characteristic impedance of the line.

Figure 13. Circuit With Multiple Receivers



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated