

SLPS428 - NOVEMBER 2012 www.ti.com

# **30-V, N-Channel NexFET™ Power MOSFETs**

Check for Samples: CSD17552Q5A

## **FEATURES**

- Ultra Low Qg and Qgd
- **Low Thermal Resistance**
- **Avalanche Rated**
- Pb Free Terminal Plating
- **RoHS Compliant**
- **Halogen Free**
- SON 5-mm × 6-mm Plastic Package


## **APPLICATIONS**


- Point of load Synchronous Buck in **Networking, Telecom and Computing Systems**
- **Optimized for Control FET Applications**

## **DESCRIPTION**

The NexFET power MOSFET has been designed to minimize losses in power conversion applications.

Figure 1. Top View





#### **PRODUCT SUMMARY**

V <sub>DS</sub>	Drain to Source Voltage	30	V	
$Q_g$	Gate Charge Total (4.5V) 9.0			nC
$Q_{gd}$	Gate Charge Gate to Drain	2.0	nC	
D	Drain to Source On Resistance	$V_{GS} = 4.5V$	6.1	mΩ
R <sub>DS(on)</sub>	Drain to Source On Resistance	V <sub>GS</sub> = 10V	5.1	mΩ
V <sub>GS(th)</sub>	Threshold Voltage	1.5	V	

## **ORDERING INFORMATION**


Device Package		Media	Qty	Ship
CSD17552Q5A	SON 5-mm × 6-mm Plastic Package	13-Inch Reel	2500	Tape and Reel

#### **ABSOLUTE MAXIMUM RATINGS**

T <sub>A</sub> = 2	5°C unless otherwise stated	VALUE	UNIT
$V_{DS}$	Drain to Source Voltage	30	٧
$V_{GS}$	Gate to Source Voltage	±20	٧
	Continuous Drain Current, T <sub>C</sub> = 25°C	60	Α
$I_D$	Continuous Drain Current, Silicon Limitted	88	Α
	Continuous Drain Current, T <sub>A</sub> = 25°C <sup>(1)</sup>	17	Α
I <sub>DM</sub>	Pulsed Drain Current, T <sub>A</sub> = 25°C <sup>(2)</sup>	106	Α
$P_D$	Power Dissipation <sup>(1)</sup>	3.0	W
T <sub>J</sub> , T <sub>STG</sub>	Operating Junction and Storage Temperature Range	-55 to 150	°C
E <sub>AS</sub>	Avalanche Energy, single pulse $I_D = 30A$ , $L = 0.1 mH$ , $R_G = 25\Omega$	45	mJ

- (1) Typical  $R_{\theta JA} = 40^{\circ}C/W$  on a 1-inch<sup>2</sup> 2-oz. (0.071-mm thick) Cu pad on a 0.06-inch (1.52-mm) thick FR4 PCB.
- (2) Pulse duration ≤300µs, duty cycle ≤2%

#### **GATE CHARGE**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLPS428-NOVEMBER 2012 www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## **ELECTRICAL CHARACTERISTICS**

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static C	haracteristics		·			
BV <sub>DSS</sub>	Drain to Source Voltage	$V_{GS} = 0V, I_D = 250\mu A$	30			V
I <sub>DSS</sub>	Drain to Source Leakage Current	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 24V			1	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{DS} = 0V, V_{GS} = 20V$			100	nA
$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$	1.1	1.5	1.9	V
Б	Drain to Source On Resistance	$V_{GS} = 4.5V, I_D = 15A$		6.1	7.5	mΩ
R <sub>DS(on)</sub>	Drain to Source On Resistance	$V_{GS} = 10V, I_D = 15A$		5.1	6.2	mΩ
g <sub>fs</sub>	Transconductance	$V_{DS} = 15V, I_D = 15A$		77		S
Dynamic	C Characteristics					
$C_{\text{iss}}$	Input Capacitance			1580	2050	pF
$C_{oss}$	Output Capacitance	$V_{GS} = 0V, V_{DS} = 15V, f = 1MHz$		385	500	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			28	36	pF
$R_{G}$	Series Gate Resistance			0.9	1.8	Ω
$Q_g$	Gate Charge Total (4.5V)			9.0	12	nC
$Q_{gd}$	Gate Charge Gate to Drain	V - 15V I - 15A		2.0		nC
$Q_{gs}$	Gate Charge Gate to Source	$V_{DS} = 15V, I_{D} = 15A$		3.6		nC
$Q_{g(th)}$	Gate Charge at Vth			2.1		nC
Q <sub>oss</sub>	Output Charge	$V_{DS} = 15V, V_{GS} = 0V$		11		nC
t <sub>d(on)</sub>	Turn On Delay Time			7.6		ns
t <sub>r</sub>	Rise Time	$V_{DS} = 15V, V_{GS} = 4.5V,$		11.4		ns
$t_{d(off)}$	Turn Off Delay Time	$I_{DS} = 15A$ , $R_G = 2\Omega$		12.2		ns
t <sub>f</sub>	Fall Time			3.6		ns
Diode C	haracteristics					
V <sub>SD</sub>	Diode Forward Voltage	I <sub>SD</sub> = 11A, V <sub>GS</sub> = 0V		8.0	1	V
Q <sub>rr</sub>	Reverse Recovery Charge	V <sub>DS</sub> = 13V, I <sub>F</sub> = 15A,		20		nC
t <sub>rr</sub>	Reverse Recovery Time	di/dt = 300A/μs		18		ns

## THERMAL CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

( · A =					
	PARAMETER	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Thermal Resistance Junction to Case <sup>(1)</sup>			1.8	°C/W
$R_{\theta JA}$	Thermal Resistance Junction to Ambient <sup>(1)(2)</sup>			50	°C/W

 $R_{\theta JC}$  is determined with the device mounted on a 1-inch<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inch × 1.5-inch (3.81-cm × 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB.  $R_{\theta JC}$  is specified by design, whereas  $R_{\theta JA}$  is determined by the user's board design. Device mounted on FR4 material with 1-inch<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz. (0.071-mm thick) Cu.


Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated






www.ti.com SLPS428 - NOVEMBER 2012



Max  $R_{\theta JA} = 50^{\circ}C/W$ when mounted on 1 inch2 (6.45 cm2) of 2oz. (0.071-mm thick) Cu.



Max  $R_{\theta JA} = 125^{\circ}C/W$ when mounted on a minimum pad area of 2-oz. (0.071-mm thick) Cu.

## TYPICAL MOSFET CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 




Figure 2. Transient Thermal Impedance




Figure 3. Saturation Characteristics




Figure 4. Transfer Characteristics


# TEXAS INSTRUMENTS


## TYPICAL MOSFET CHARACTERISTICS (continued)

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

\_75

-25







18 T<sub>C</sub> = 25°C Id = 15A  $R_{DS(on)}$  - On-State Resistance  $(m\Omega)$ 16  $T_C = 125^{\circ}C \text{ Id} = 15A$ 14 12 10 8 6 2 0 10 12 8 14 20 0 V<sub>GS</sub> - Gate-to- Source Voltage (V)

 $\label{eq:TC-Case Temperature (°C)}$  Figure 7. Threshold Voltage vs. Temperature


25

75

125

175

Figure 8. On-State Resistance vs. Gate-to-Source Voltage






Figure 9. Normalized On-State Resistance vs. Temperature

Figure 10. Typical Diode Forward Voltage

www.ti.com SLPS428 – NOVEMBER 2012

## **TYPICAL MOSFET CHARACTERISTICS (continued)**

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 




Figure 11. Maximum Safe Operating Area




Figure 12. Single Pulse Unclamped Inductive Switching





Figure 13. Maximum Drain Current vs. Temperature





www.ti.com

## **MECHANICAL DATA**

## **Q5A Package Dimensions**








op 1.0..

Side View

**Bottom View** 




M0135-01

DIM	MILLIMETERS							
DIM	MIN	NOM	MAX					
А	0.90	1.00	1.10					
b	0.33	0.41	0.51					
С	0.20	0.25	0.34					
D1	4.80	4.90	5.00					
D2	3.61	3.81	4.02					
E	5.90	6.00	6.10					
E1	5.70	5.75	5.80					
E2	3.38	3.58	3.78					
е	1.17	1.27	1.37					
Н	0.41	0.56	0.71					
К	1.10							
L	0.51	0.61	0.71					
L1	0.06	0.13	0.20					
θ	0°		12°					

www.ti.com SLPS428 – NOVEMBER 2012


Figure 14. Recommended PCB Pattern



DIM	MILLIM	IETERS	INC	HES
DIN	MIN	MAX	MIN	MAX
F1	6.205	6.305	0.244	0.248
F2	4.46	4.56	0.176	0.18
F3	4.46	4.56	0.176	0.18
F4	0.65	0.7	0.026	0.028
F5	0.62	0.67	0.024	0.026
F6	0.63	0.68	0.025	0.027
F7	0.7	0.8	0.028	0.031
F8	0.65	0.7	0.026	0.028
F9	0.62	0.67	0.024	0.026
F10	4.9	5	0.193	0.197
F11	4.46	4.56	0.176	0.18

For recommended circuit layout for PCB designs, see application note SLPA005 – Reducing Ringing Through PCB Layout Techniques.

## **Q5A Tape and Reel Information**



#### Notes:

- 1. 10-sprocket hole-pitch cumulative tolerance ±0.2
- 2. Camber not to exceed 1mm in 100mm, noncumulative over 250mm
- 3. Material: black static-dissipative polystyrene
- 4. All dimensions are in mm (unless otherwise specified)
- 5. A0 and B0 measured on a plane 0.3mm above the bottom of the pocket

Product Folder Links: CSD17552Q5A

16-Dec-2012

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
CSD17552Q5A	ACTIVE	SON	DQJ	8	2500	Pb-Free (RoHS Exempt)	CU SN	Level-1-260C-UNLIM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2013


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD17552Q5A	SON	DQJ	8	2500	330.0	12.4	6.3	5.3	1.2	8.0	12.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Jan-2013



#### \*All dimensions are nominal

	Device	Package Type	pe Package Drawing Pins S			Length (mm)	Width (mm)	Height (mm)
I	CSD17552Q5A	SON	DQJ	8	2500	340.0	340.0	38.0

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>