## FEATURES

- Operates From 1.65 V to 3.6 V
- Specified From $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ and $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- Inputs Accept Voltages to 5.5 V
- Max $t_{p d}$ of 4.8 ns at 3.3 V
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce)
$<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot)
$>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)


## D, DB, NS, OR PW PACKAGE

(TOP VIEW)


## DESCRIPTION/ORDERING INFORMATION

This quadruple bus buffer gate is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.
The SN74LVC125A features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable ( $\overline{\mathrm{OE}}$ ) input is high.
To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either $3.3-\mathrm{V}$ or $5-\mathrm{V}$ devices. This feature allows the use of this device as a translator in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.

ORDERING INFORMATION

| $\mathrm{T}_{\text {A }}$ | PACKAGE ${ }^{(1)}$ |  | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | QFN - RGY | Reel of 1000 | SN74LVC125ARGYR | LC125A |
| $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | SOIC - D | Tube of 50 | SN74LVC125AD | LVC125A |
|  |  | Reel of 2500 | SN74LVC125ADR |  |
|  |  | Reel of 250 | SN74LVC125ADT |  |
|  | SOP - NS | Reel of 2000 | SN74LVC125ANSR | LVC125A |
|  | SSOP - DB | Reel of 2000 | SN74LVC125ADBR | LC125A |
|  | TSSOP - PW | Tube of 90 | SN74LVC125APW | LC125A |
|  |  | Reel of 2000 | SN74LVC125APWR |  |
|  |  | Reel of 250 | SN74LVC125APWT |  |

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

WITH 3-STATE OUTPUTS

## FUNCTION TABLE

(EACH BUFFER)

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{O E}$ | $\mathbf{A}$ |  |
| L | $H$ | $H$ |
| L | L | L |
| $H$ | $X$ | $Z$ |

## LOGIC DIAGRAM (POSITIVE LOGIC)



## Absolute Maximum Ratings ${ }^{(1)}$

over operating free-air temperature range (unless otherwise noted)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range |  | -0.5 | 6.5 | V |
| $\mathrm{V}_{1}$ | Input voltage range ${ }^{(2)}$ |  | -0.5 | 6.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage range ${ }^{(2)(3)}$ |  | -0.5 | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{K}}$ | Input clamp current | $\mathrm{V}_{1}<0$ |  | -50 | mA |
| $\mathrm{l}_{\text {OK }}$ | Output clamp current | $\mathrm{V}_{\mathrm{O}}<0$ |  | -50 | mA |
| Io | Continuous output current |  |  | $\pm 50$ | mA |
| Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  |  | $\pm 100$ | mA |
| $\theta_{\mathrm{JA}}$ | Package thermal impedance | D package ${ }^{(4)}$ |  | 86 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | DB package ${ }^{(4)}$ |  | 96 |  |
|  |  | NS package ${ }^{(4)}$ |  | 76 |  |
|  |  | PW package ${ }^{(4)}$ |  | 113 |  |
|  |  | RGY package ${ }^{(5)}$ |  | 47 |  |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\text {tot }}$ | Power dissipation | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}{ }^{(6)}(7)$ |  | 500 | mW |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The value of $\mathrm{V}_{\mathrm{Cc}}$ is provided in the recommended operating conditions table.
(4) The package thermal impedance is calculated in accordance with JESD 51-7.
(5) The package thermal impedance is calculated in accordance with JESD 51-5.
(6) For the D package: above $70^{\circ} \mathrm{C}$, the value of $P_{\text {tot }}$ derates linearly with $8 \mathrm{~mW} / \mathrm{K}$.
(7) For the DB, NS, and PW packages: above $60^{\circ} \mathrm{C}$, the value of $P_{\text {tot }}$ derates linearly with $5.5 \mathrm{~mW} / \mathrm{K}$.

Recommended Operating Conditions ${ }^{(1)}$

|  |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN MAX | MIN MAX | MIN MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | Operating | 1.65 3.6 | 1.65 3.6 | 1.65 3.6 | V |
|  |  | Data retention only | 1.5 | 1.5 | 1.5 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.65 \times V_{C C}$ | $0.65 \times V_{C C}$ | $0.65 \times V_{C C}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 1.7 | 1.7 | 1.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 2 | 2 | 2 |  |
| VIL | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=1.65 \mathrm{~V}$ to 1.95 V | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | $0.35 \times \mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ to 2.7 V | 0.7 | 0.7 | 0.7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V | 0.8 | 0.8 | 0.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | $0 \quad 5.5$ | $0 \quad 5.5$ | $0 \quad 5.5$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | $0 \quad \mathrm{~V}_{\mathrm{CC}}$ | $0 \quad \mathrm{~V}_{\mathrm{CC}}$ | $0 \quad \mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{IOH}^{\text {l }}$ | High-level output current | $\mathrm{V}_{C C}=1.65 \mathrm{~V}$ | -4 | -4 | -4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ | -8 | -8 | -8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | -12 | -12 | -12 |  |
|  |  | $\mathrm{V}_{C C}=3 \mathrm{~V}$ | -24 | -24 | -24 |  |
| lol | Low-level output current | $\mathrm{V}_{C C}=1.65 \mathrm{~V}$ | 4 | 4 | 4 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.3 \mathrm{~V}$ | 8 | 8 | 8 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | 12 | 12 | 12 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 24 | 24 | 24 |  |
| $\Delta t / \Delta v \quad$ Input transition rise or fall rate | Input transition rise or fall rate |  | 8 | 8 | 8 | ns/V |

(1) All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)


WITH 3-STATE OUTPUTS

## Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

| PARAMETER | $\begin{aligned} & \text { FROM } \\ & \text { (INPUT) } \end{aligned}$ | TO (OUTPUT) | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{t}_{\mathrm{pd}}$ | A | Y | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | 1 | 4.5 | 11.8 | 1 | 12.3 | 1 | 13.8 | ns |
|  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | 1 | 2.7 | 5.8 | 1 | 6.3 | 1 | 8.4 |  |
|  |  |  | 2.7 V | 1 | 3 | 5.3 | 1 | 5.5 | 1 | 7 |  |
|  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 1 | 2.5 | 4.6 | 1 | 4.8 | 1 | 6 |  |
| $t_{\text {en }}$ | OE | Y | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | 1 | 4.3 | 13.8 | 1 | 14.3 | 1 | 15.8 | ns |
|  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | 1 | 2.7 | 6.9 | 1 | 7.4 | 1 | 9.5 |  |
|  |  |  | 2.7 V | 1 | 3.3 | 6.4 | 1 | 6.6 | 1 | 8.5 |  |
|  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 1 | 2.4 | 5.2 | 1 | 5.4 | 1 | 7 |  |
| $t_{\text {dis }}$ | $\overline{O E}$ | Y | $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | 1 | 4.3 | 10.6 | 1 | 11.1 | 1 | 12.6 | ns |
|  |  |  | $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | 1 | 2.2 | 5.1 | 1 | 5.6 | 1 | 7.7 |  |
|  |  |  | 2.7 V | 1 | 2.5 | 4.8 | 1 | 5 | 1 | 6.5 |  |
|  |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 1 | 2.4 | 4.4 | 1 | 4.6 | 1 | 6 |  |
| $\mathrm{t}_{\text {sk(0) }}$ |  |  | $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ |  |  |  |  | 1 |  | 1.5 | ns |

## Operating Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\text {cc }}$ | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per gate | $\mathrm{f}=10 \mathrm{MHz}$ | 1.8 V | 7.4 | pF |
|  |  |  | 2.5 V | 11.3 |  |
|  |  |  | 3.3 V | 15 |  |

## PARAMETER MEASUREMENT INFORMATION


LOAD CIRCUIT

| $\mathrm{V}_{\mathrm{cc}}$ | INPUTS |  | $\mathrm{V}_{\mathrm{M}}$ | $\mathrm{V}_{\text {Load }}$ | $\mathrm{C}_{\mathrm{L}}$ | $\mathrm{R}_{\mathrm{L}}$ | $\mathrm{V}_{\Delta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $V_{1}$ | $t_{r} / t_{f}$ |  |  |  |  |  |
| $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\leq 2 \mathrm{~ns}$ | $\mathrm{V}_{\mathrm{CC}} / 2$ | $2 \times V_{\text {cc }}$ | 30 pF | $1 \mathrm{k} \Omega$ | 0.15 V |
| $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\leq 2 \mathrm{~ns}$ | $\mathrm{V}_{\mathrm{cc}} / 2$ | $2 \times V_{\text {cc }}$ | 30 pF | $500 \Omega$ | 0.15 V |
| 2.7 V | 2.7 V | $\leq 2.5 \mathrm{~ns}$ | 1.5 V | 6 V | 50 pF | $500 \Omega$ | 0.3 V |
| $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 2.7 V | $\leq 2.5 \mathrm{~ns}$ | 1.5 V | 6 V | 50 pF | $500 \Omega$ | 0.3 V |



VOLTAGE WAVEFORMS PULSE DURATION


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

VOLTAGE WAVEFORMS SETUP AND HOLD TIMES


> VOLTAGE WAVEFORMS
> ENABLE AND DISABLE TIMES
> LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$.
D. The outputs are measured one at a time, with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $t_{\text {dis }}$.
F. $t_{P Z L}$ and $t_{P Z H}$ are the same as $t_{\text {en }}$.
G. $\mathrm{t}_{\mathrm{PL}}$ and $\mathrm{t}_{\mathrm{PHL}}$ are the same as $\mathrm{t}_{\mathrm{pd}}$.
H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

- Low Supply Voltage Range 1.8 V to 3.6 V
- Ultralow-Power Consumption
- Active Mode: $160 \mu \mathrm{~A}$ at $1 \mathrm{MHz}, \mathbf{2 . 2} \mathrm{V}$
- Standby Mode: $0.7 \mu \mathrm{~A}$
- Off Mode (RAM Retention): $0.1 \mu \mathrm{~A}$
- Wake-Up From Standby Mode in less than $6 \mu \mathrm{~s}$
- 16-Bit RISC Architecture, 125 ns Instruction Cycle Time
- Basic Clock Module Configurations:
- Various Internal Resistors
- Single External Resistor
- 32-kHz Crystal
- High-Frequency Crystal
- Resonator
- External Clock Source
- 16-Bit Timer_A With Three Capture/Compare Registers
- On-Chip Comparator for Analog Signal Compare Function or Slope A/D Conversion
- Serial Onboard Programming,


## No External Programming Voltage Needed Programmable Code Protection by Security Fuse

- Family Members Include:

MSP430C1101: 1KB ROM, 128B RAM
MSP430C1111: 2KB ROM, 128B RAM
MSP430C1121: 4KB ROM, 256B RAM
MSP430F1101A: 1KB + 128B Flash Memory 128B RAM
MSP430F1111A: 2KB + 256B Flash Memory 128B RAM
MSP430F1121A: 4KB + 256B Flash Memory 256B RAM

- Available in a 20-Pin Plastic Small-Outline Wide Body (SOWB) Package, 20-Pin Plastic Small-Outline Thin Package, 20-Pin TVSOP (F11x1A only) and 24-Pin QFN
- For Complete Module Descriptions, Refer to the MSP430x1xx Family User's Guide, Literature Number SLAU049


## description

The Texas Instruments MSP430 family of ultralow power microcontrollers consist of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low power modes is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16 -bit RISC CPU, 16 -bit registers, and constant generators that attribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than $6 \mu \mathrm{~s}$.
The MSP430x11x1(A) series is an ultralow-power mixed signal microcontroller with a built-in 16-bit timer, versatile analog comparator and fourteen I/O pins.
Typical applications include sensor systems that capture analog signals, convert them to digital values, and then process the data for display or for transmission to a host system. Stand alone RF sensor front end is another area of application. The I/O port inputs provide single slope A/D conversion capability on resistive sensors.

AVAILABLE OPTIONS

| $\mathbf{T}_{\mathbf{A}}$ | PACKAGED DEVICES |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | PLASTIC <br> 20-PIN SOWB <br> (DW) | PLASTIC <br> 20-PIN TSSOP <br> (PW) | PLASTIC <br> 20-PIN TVSOP <br> (DGV) | PLASTIC <br> 24-PIN QFN <br> (RGE) |
|  | MSP430C1101IDW | MSP430C1101IPW |  | MSP430C1101IRGE |
|  | MSP430C11121DW | MSP430C11111PW | MSP430F1101AIDGV | MSP330C11111RGE |
|  | MSP430C1121PW | MSP430F1111AIDGV | MSP430C1121RGE |  |
|  | MSP430F1101AIDW | MSP430F1101AIPW | MSP430F1121AIDGV | MSP430F1101AIRGE |
|  | MSP430FF1111AIDW | MSP430F1111AIPW |  | MSP430F1111AIRGE |
|  | MSP430F1121AIDW | MSP430F1121AIPW |  | MSP430F1121AIRGE |

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## DW, PW, or DGV PACKAGE (TOP VIEW)

## RGE PACKAGE

(TOP VIEW)

| TEST $\square$ |
| ---: | :--- | :--- | :--- | :--- |
| V $_{\text {CC }} \square$ |
| $\square$ |

Note: NC pins not internally connected
Power Pad connection to $\mathrm{V}_{\mathrm{SS}}$ recommended

## functional block diagram



## Terminal Functions

| TERMINAL |  |  |  | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: |
| NAME | DW, PW, or DGV NO. | $\begin{aligned} & \hline \text { RGE } \\ & \text { NO. } \end{aligned}$ | 1/0 |  |
| P1.0/TACLK | 13 | 13 | I/O | General-purpose digital I/O pin/Timer_A, clock signal TACLK input |
| P1.1/TA0 | 14 | 14 | 1/O | General-purpose digital I/O pin/Timer_A, capture: CCIOA input, compare: Out0 output/BSL transmit |
| P1.2/TA1 | 15 | 15 | I/O | General-purpose digital I/O pin/Timer_A, capture: CCl1A input, compare: Out1 output |
| P1.3/TA2 | 16 | 16 | I/O | General-purpose digital I/O pin/Timer_A, capture: CCI2A input, compare: Out2 output |
| P1.4/SMCLK/TCK | 17 | 17 | 1/O | General-purpose digital I/O pin/SMCLK signal output/test clock, input terminal for device programming and test |
| P1.5/TA0/TMS | 18 | 18 | I/O | General-purpose digital I/O pin/Timer_A, compare: Out0 output/test mode select, input terminal for device programming and test |
| P1.6/TA1/TDI/TCLK | 19 | 20 | 1/O | General-purpose digital I/O pin/Timer_A, compare: Out1 output/test data input or test clock input |
| P1.7/TA2/TDO/TDI $\dagger$ | 20 | 21 | I/O | General-purpose digital I/O pin/Timer_A, compare: Out2 output/test data output terminal or data input during programming |
| P2.0/ACLK | 8 | 6 | 1/0 | General-purpose digital I/O pin/ACLK output |
| P2.1/INCLK | 9 | 7 | 1/O | General-purpose digital I/O pin/Timer_A, clock signal at INCLK |
| P2.2/CAOUT/TA0 | 10 | 8 | 1/O | General-purpose digital I/O pin/Timer_A, capture: CCIOB input/ comparator_A, output/BSL receive |
| P2.3/CA0/TA1 | 11 | 10 | 1/O | General-purpose digital I/O pin/Timer_A, compare: Out1 output/ comparator_A, input |
| P2.4/CA1/TA2 | 12 | 11 | 1/O | General-purpose digital I/O pin/Timer_A, compare: Out2 output/ comparator_A, input |
| P2.5/ROSC | 3 | 24 | 1/O | General-purpose digital I/O pin/input for external resistor that defines the DCO nominal frequency |
| $\overline{\mathrm{RST}} / \mathrm{NMI}$ | 7 | 5 | 1 | Reset or nonmaskable interrupt input |
| TEST | 1 | 22 | 1 | Selects test mode for JTAG pins on Port1. The device protection fuse is connected to TEST. |
| $V_{\text {CC }}$ | 2 | 23 |  | Supply voltage |
| $\mathrm{V}_{\text {SS }}$ | 4 | 2 |  | Ground reference |
| XIN | 6 | 4 | 1 | Input terminal of crystal oscillator |
| XOUT | 5 | 3 | 0 | Output terminal of crystal oscillator |
| QFN Pad | NA | Package Pad | NA | QFN package pad connection to $\mathrm{V}_{\text {SS }}$ recommended. |

†TDO or TDI is selected via JTAG instruction.

## MSP430C11x1, MSP430F11x1A

## short-form description

CPU
The MSP430 CPU has a 16 -bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator respectively. The remaining registers are general-purpose registers.
Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

## instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; the address modes are listed in Table 2.


Table 1. Instruction Word Formats

| Dual operands, source-destination | e.g. ADD R4,R5 | R4 + R5 $--->$ R5 |
| :--- | :--- | :--- |
| Single operands, destination only | e.g. CALL R8 | PC -->(TOS), R8--> PC |
| Relative jump, un/conditional | e.g. JNE | Jump-on-equal bit $=0$ |

Table 2. Address Mode Descriptions

| ADDRESS MODE | S | D | SYNTAX | EXAMPLE | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Register | $\bullet$ | $\bullet$ | MOV Rs,Rd | MOV R10,R11 | R10 $-->$ R11 |
| Indexed | $\bullet$ | $\bullet$ | MOV X(Rn),Y(Rm) | MOV 2(R5),6(R6) | M(2+R5)--> M(6+R6) |
| Symbolic (PC relative) | $\bullet$ | $\bullet$ | MOV EDE,TONI |  | M(EDE) $-->$ M(TONI) |
| Absolute | $\bullet$ | $\bullet$ | MOV \&MEM,\&TCDAT |  | M(MEM) --> M(TCDAT) |
| Indirect | $\bullet$ |  | MOV @Rn,Y(Rm) | MOV @R10,Tab(R6) | M(R10) --> M(Tab+R6) |
| Indirect <br> autoincrement | $\bullet$ |  | MOV @Rn+,Rm | MOV @R10+,R11 | M(R10) $-->~ R 11 ~$ <br> $R 10 ~+2-->~ R 10 ~$ |
| Immediate | $\bullet$ |  | MOV \#X,TONI | MOV \#45,TONI | \#45 --> M(TONI) |

[^0]
## operating modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request and restore back to the low-power mode on return from the interrupt program.
The following six operating modes can be configured by software:

- Active mode AM;
- All clocks are active
- Low-power mode 0 (LPMO);
- CPU is disabled

ACLK and SMCLK remain active. MCLK is disabled

- Low-power mode 1 (LPM1);
- CPU is disabled

ACLK and SMCLK remain active. MCLK is disabled
DCO's dc-generator is disabled if DCO not used in active mode

- Low-power mode 2 (LPM2);
- CPU is disabled

MCLK and SMCLK are disabled
DCO's dc-generator remains enabled
ACLK remains active

- Low-power mode 3 (LPM3);
- CPU is disabled

MCLK and SMCLK are disabled
DCO's dc-generator is disabled
ACLK remains active

- Low-power mode 4 (LPM4);
- CPU is disabled

ACLK is disabled
MCLK and SMCLK are disabled
DCO's dc-generator is disabled
Crystal oscillator is stopped

## MSP430C11x1, MSP430F11x1A

## MIXED SIGNAL MICROCONTROLLER

SLAS241H - SEPTEMBER 1999 - REVISED SEPTEMBER 2004
interrupt vector addresses
The interrupt vectors and the power-up starting address are located in the address range of 0FFFFh-0FFEOh. The vector contains the 16 -bit address of the appropriate interrupt handler instruction sequence.

| INTERRUPT SOURCE | INTERRUPT FLAG | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
| :---: | :---: | :---: | :---: | :---: |
| Power-up External reset Watchdog Flash Memory | WDTIFG KEYV (see Note 1) | Reset | OFFFEh | 15, highest |
| NMI Oscillator fault Flash memory access violation | NMIIIFG OFIFG ACCVIFG (see Notes $1 \& 4$ ) | (non)-maskable, (non)-maskable, (non)-maskable | 0FFFCh | 14 |
|  |  |  | 0FFFAh | 13 |
|  |  |  | 0FFF8h | 12 |
| Comparator_A | CAIFG | maskable | 0FFF6h | 11 |
| Watchdog Timer | WDTIFG | maskable | 0FFF4h | 10 |
| Timer_A3 | TACCR0 CCIFG (see Note 2) | maskable | 0FFF2h | 9 |
| Timer_A3 | TACCR1 CCIFG. TACCR2 CCIFG TAIFG (see Notes 1 \& 2) | maskable | OFFFOh | 8 |
|  |  |  | OFFEEh | 7 |
|  |  |  | OFFECh | 6 |
|  |  |  | OFFEAh | 5 |
|  |  |  | 0FFE8h | 4 |
| I/O Port P2 <br> (eight flags; see Note 3) | P2IFG. 0 to P2IFG. 7 (see Notes 1 \& 2) | maskable | 0FFE6h | 3 |
| I/O Port P1 (eight flags) | P1IFG. 0 to P1IFG. 7 (see Notes 1 \& 2) | maskable | OFFE4h | 2 |
|  |  |  | 0FFE2h | 1 |
|  |  |  | OFFEOh | 0, lowest |

NOTES: 1. Multiple source flags
2. Interrupt flags are located in the module
3. There are eight Port P2 interrupt flags, but only six Port P2 I/O pins (P2.0-5) implemented on the 'C11×1 and ' $\mathrm{F} 11 \times 1 \mathrm{~A}$ devices.
4. (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot. Nonmaskable: neither the individual nor the general interrupt-enable bit will disable an interrupt event.

## special function registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.
interrupt enable 1 and 2


WDTIE: Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer is configured in interval timer mode.
OFIE: Oscillator fault enable
NMIIE: (Non)maskable interrupt enable
ACCVIE: Flash access violation interrupt enable


## interrupt flag register 1 and 2



WDTIFG: Set on Watchdog Timer overflow (in watchdog mode) or security key violation. Reset on $\mathrm{V}_{\mathrm{CC}}$ power-up or a reset condition at $\overline{\mathrm{RST}} / \mathrm{NMI}$ pin in reset mode.
OFIFG: Flag set on oscillator fault
NMIIFG: Set via RST/NMI-pin


Legend

| rw: | Bit can be read and written. |
| :--- | :--- |
| rw-0,1: | Bit can be read and written. It is Reset or Set by PUC. |
| rw-(0,1): | Bit can be read and written. It is Reset or Set by POR. |
| $\square$ SFR bit is not present in device |  |

memory organization

|  |  | MSP430C1101 | MSP430C1111 | MSP430C1121 |
| :---: | :---: | :---: | :---: | :---: |
| Memory <br> Main: interrupt vector Main: code memory Information memory <br> Boot memory | Size ROM ROM | 1KB ROM OFFFFh-0FFE0h OFFFFh-0FC00h | 2KB ROM OFFFFh-0FFE0h OFFFFh-0F800h | 4KB ROM OFFFFh-0FFE0h OFFFFh-0F000h |
|  | Size Flash | Not applicable | Not applicable | Not applicable |
|  | $\begin{gathered} \hline \text { Size } \\ \text { ROM } \end{gathered}$ | Not applicable | Not applicable | Not applicable |
| RAM | Size | $\begin{gathered} 128 \text { Byte } \\ \text { 027Fh - 0200h } \end{gathered}$ | $\begin{gathered} 128 \text { Byte } \\ \text { 027Fh - 0200h } \end{gathered}$ | $\begin{gathered} 256 \text { Byte } \\ \text { 02FFh - 0200h } \end{gathered}$ |
| Peripherals | $\begin{array}{r} \hline \text { 16-bit } \\ \text { 8-bit } \\ \text { 8-bit SFR } \end{array}$ | $\begin{gathered} \text { 01FFh - 0100h } \\ \text { OFFh - 010h } \\ \text { 0Fh - 00h } \end{gathered}$ | $\begin{gathered} \text { 01FFh - 0100h } \\ \text { OFFh - 010h } \\ \text { 0Fh - 00h } \end{gathered}$ | $\begin{aligned} & \text { 01FFh - 0100h } \\ & \text { OFFh - 010h } \\ & \text { 0Fh - 00h } \end{aligned}$ |


|  |  | MSP430F1101A | MSP430F1111A | MSP430F1121A |
| :---: | :---: | :---: | :---: | :---: |
| Memory <br> Main: interrupt vector <br> Main: code memory Information memory <br> Boot memory | Size <br> Flash <br> Flash | 1 KB Flash OFFFFh-0FFEOh OFFFFh-0FC00h | 2KB Flash OFFFFh-0FFE0h OFFFFh-0F800h | $\begin{gathered} \text { 4KB Flash } \\ \text { OFFFFh-0FFEOh } \\ \text { OFFFFh-0F000h } \end{gathered}$ |
|  | Size <br> Flash | $\begin{gathered} 128 \text { Byte } \\ \text { 010FFh - 01080h } \end{gathered}$ | $\begin{gathered} 256 \text { Byte } \\ 010 F F h-01000 h \end{gathered}$ | $\begin{gathered} 256 \text { Byte } \\ \text { 010FFh - 01000h } \end{gathered}$ |
|  | $\begin{gathered} \hline \text { Size } \\ \text { ROM } \end{gathered}$ | $\begin{gathered} 1 \mathrm{~KB} \\ \text { OFFFh - OC00h } \end{gathered}$ | $\begin{gathered} \hline 1 \mathrm{~KB} \\ \text { OFFFh - OCOOh } \end{gathered}$ | $\begin{gathered} 1 \mathrm{~KB} \\ 0 \mathrm{OFFh}-0 \mathrm{COOh} \end{gathered}$ |
| RAM | Size | $\begin{gathered} 128 \text { Byte } \\ \text { 027Fh - 0200h } \end{gathered}$ | $\begin{gathered} 128 \text { Byte } \\ \text { 027Fh - 0200h } \end{gathered}$ | $\begin{gathered} 256 \text { Byte } \\ \text { 02FFh - 0200h } \end{gathered}$ |
| Peripherals | $\begin{array}{r} \hline 16 \text {-bit } \\ 8 \text {-bit } \\ \text { 8-bit SFR } \end{array}$ | $\begin{aligned} & \text { 01FFh - 0100h } \\ & \text { OFFh - 010h } \\ & \text { 0Fh - 00h } \end{aligned}$ | $\begin{gathered} \text { 01FFh - 0100h } \\ \text { OFFh - 010h } \\ \text { OFh - 00h } \end{gathered}$ | $\begin{aligned} & \text { 01FFh - 0100h } \\ & \text { OFFh - 010h } \\ & \text { 0Fh - 00h } \end{aligned}$ |

## bootstrap loader (BSL)

The MSP430 bootstrap loader (BSL) enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the Application report Features of the MSP430 Bootstrap Loader, Literature Number SLAA089.

| BSL Function | DW, PW \& DGV Package Pins | RGE Package Pins |
| :---: | :---: | :---: |
| Data Transmit | $14-$ P1.1 | $14-\mathrm{P} 1.1$ |
| Data Receive | $10-\mathrm{P} 2.2$ | $8-\mathrm{P} 2.2$ |

## flash memory

The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has $n$ segments of main memory and two segments of information memory ( $A$ and $B$ ) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to $n$ may be erased in one step, or each segment may be individually erased.
- Segments A and B can be erased individually, or as a group with segments 0-n.

Segments A and B are also called information memory.

- New devices may have some bytes programmed in the information memory (needed for test during manufacturing). The user should perform an erase of the information memory prior to the first use.


NOTE: All segments not implemented on all devices.

## peripherals

Peripherals are connected to the CPU through data, address, and control busses and can be handled using all instructions. For complete module descriptions, refer to the MSP430x1xx Family User's Guide, literature number SLAU049.

## oscillator and system clock

The clock system is supported by the basic clock module that includes support for a $32768-\mathrm{Hz}$ watch crystal oscillator, an internal digitally-controlled oscillator (DCO) and a high frequency crystal oscillator. The basic clock module is designed to meet the requirements of both low system cost and low-power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than $6 \mu \mathrm{~s}$. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced from a $32768-\mathrm{Hz}$ watch crystal or a high frequency crystal.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.


## digital I/O

There are two 8-bit I/O ports implemented—ports P1 and P2 (only six P2 I/O signals are available on external pins):

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt conditions is possible.
- Edge-selectable interrupt input capability for all the eight bits of port P1 and six bits of port P2.
- Read/write access to port-control registers is supported by all instructions.

NOTE:
Six bits of port P2, P2.0 to P2.5, are available on external pins - but all control and data bits for port P2 are implemented.

## watchdog timer

The primary function of the watchdog timer (WDT) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be configured as an interval timer and can generate interrupts at selected time intervals.

## comparator_A

The primary function of the comparator_A module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

Schmitt-trigger inputs - Ports P1 and P2; (P1.0 to P1.7, P2.0 to P2.5)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIT+ | Positive-going input threshold voltage | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | 1.1 | 1.5 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 1.5 | 1.9 |  |
| VIT- | Negative-going input threshold voltage | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | 0.4 | 0.9 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 0.9 | 1.3 |  |
| $V_{\text {hys }}$ | Input voltage hysteresis ( $\mathrm{V}_{\mathrm{IT}+}-\mathrm{V}_{\mathrm{IT}}$ ) | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | 0.3 | 1.1 | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 0.5 | 1 |  |

standard inputs - $\overline{R S T} /$ NMI, JTAG: TCK, TMS, TDI/TCLK

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :--- | :--- | :--- | ---: | ---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V} / 3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{SS}}+0.6$ | V |
|  |  |  | $0.8 \times \mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CH}}$ | High-level input voltage |

inputs Px.x, TAx

|  | PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}$ | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t(int) | External interrupt timing | Port P1, P2: P1.x to P2.x, External trigger signal for the interrupt flag, (see Note 1) | 2.2 V/3 V | 1.5 |  | cycle |
|  |  |  | 2.2 V | 62 |  | ns |
|  |  |  | 3 V | 50 |  |  |
| ${ }^{\text {t }}$ (cap) | Timer_A, capture timing | TA0, TA1, TA2 | 2.2 V | 62 |  | ns |
|  |  |  | 3 V | 50 |  |  |
| ${ }^{\text {f }}$ (TAext) | Timer_A clock frequency externally applied to pin | TACLK, $\operatorname{INCLK}^{\mathrm{t}}(\mathrm{H})=\mathrm{t}(\mathrm{L})$ | 2.2 V |  | 8 | MHz |
|  |  |  | 3 V |  | 10 |  |
| ${ }^{\text {f }}$ (TAint) | Timer_A clock frequency | SMCLK or ACLK signal selected | 2.2 V |  | 8 | MHz |
|  |  |  | 3 V |  | 10 |  |

NOTES: 1. The external signal sets the interrupt flag every time the minimum t (int) cycle and time parameters are met. It may be set even with trigger signals shorter than $t$ (int). Both the cycle and timing specifications must be met to ensure the flag is set. $\mathrm{t}_{\text {(int) }}$ is measured in MCLK cycles.
leakage current

| PARAMETER | TEST CONDITIONS |  | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IIkg(Px.x) | Port P1: P1.x, $0 \leq x \leq 7$ (see Notes 1, 2) | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V} / 3 \mathrm{~V}$, |  | $\pm 50$ | nA |
|  | Port P2: P2. $x, 0 \leq x \leq 5$ (see Notes 1, 2) | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V} / 3 \mathrm{~V}$, |  | $\pm 50$ |  |

NOTES: 1. The leakage current is measured with $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{CC}}$ applied to the corresponding pin(s), unless otherwise noted.
2. The leakage of the digital port pins is measured individually. The port pin must be selected for input and there must be no optional pullup or pulldown resistor.
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

## outputs - Ports P1 and P2; (P1.0 to P1.7, P2.0 to P2.5)

|  | PARAMETER | TEST CONDITIONS |  |  | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | High-level output voltage <br> Port 1 and Port 2 (C11x1) <br> Port 1 (F11x1A) | ${ }^{\prime}(\mathrm{OHmax})=-1.5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | See Note 1 | $\mathrm{V}_{\mathrm{CC}}-0.25$ | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | ${ }^{\prime}$ (OHmax) $=-6 \mathrm{~mA}$ |  | See Note 2 | $\mathrm{V}_{\mathrm{CC}}-0.6$ | $\mathrm{V}_{\mathrm{CC}}$ |  |
|  |  | I (OHmax) $=-1.5 \mathrm{~mA}$ | $V_{C C}=3 \mathrm{~V}$ | See Note 1 | $\mathrm{V}_{\mathrm{CC}}-0.25$ | $\mathrm{V}_{\mathrm{CC}}$ |  |
|  |  | ${ }^{\prime}$ (OHmax) $=-6 \mathrm{~mA}$ |  | See Note 2 | $\mathrm{V}_{\text {CC }}-0.6$ | $\mathrm{V}_{\mathrm{CC}}$ |  |
| V OH | High-level output voltage Port 2 (F11x1A) | ${ }^{1}$ (OHmax) $=-1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | See Note 3 | $\mathrm{V}_{\mathrm{CC}}-0.25$ | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  |  | ${ }^{1}(\mathrm{OHmax})=-3.4 \mathrm{~mA}$ |  | See Note 3 | $\mathrm{V}_{\text {CC }}-0.6$ | $\mathrm{V}_{\mathrm{CC}}$ |  |
|  |  | ${ }^{\prime}$ (OHmax) $=-1 \mathrm{~mA}$ | $V_{C C}=3 \mathrm{~V}$ | See Note 3 | $\mathrm{V}_{\text {CC }}-0.25$ | $\mathrm{V}_{\mathrm{CC}}$ |  |
|  |  | ${ }^{\prime}($ OHmax $)=-3.4 \mathrm{~mA}$ |  | See Note 3 | $\mathrm{V}_{\mathrm{CC}}-0.6$ | $\mathrm{V}_{\mathrm{CC}}$ |  |
| VOL | Low-level output voltage Port 1 and Port 2 (C11x1, F11x1A) | ${ }^{1}$ (OLmax) $=1.5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | See Note 1 | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}+0.25$ | V |
|  |  | ${ }^{\prime}$ (OLmax) $=6 \mathrm{~mA}$ |  | See Note 2 | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }+0.6}$ |  |
|  |  | ${ }^{\prime}($ OLmax $)=1.5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | See Note 1 | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }}+0.25$ |  |
|  |  | ${ }^{\prime}$ (OLmax) $=6 \mathrm{~mA}$ |  | See Note 2 | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {SS }+0.6}$ |  |

NOTES: 1. The maximum total current, IOHmax and IOLmax, for all outputs combined, should not exceed $\pm 12 \mathrm{~mA}$ to hold the maximum voltage drop specified.
2. The maximum total current, IOHmax and IOLmax, for all outputs combined, should not exceed $\pm 48 \mathrm{~mA}$ to hold the maximum voltage drop specified.
3. One output loaded at a time.
output frequency

| PARAMETER |  | TEST CONDITIONS |  | VCC | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fP20 | Output frequency | P2.0/ACLK, $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ |  | $2.2 \mathrm{~V} / 3 \mathrm{~V}$ |  |  | fSystem |  |
| ${ }^{\text {f }}$ Ax |  | TA0, TA1, TA2, $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$ Internal clock source, SMCLK signal applied (see Note 1) |  | $2.2 \mathrm{~V} / 3 \mathrm{~V}$ | dc |  | fSystem | MHz |
| tXdc | Duty cycle of O/P frequency | P1.4/SMCLK,$C_{L}=20 \mathrm{pF}$ | $\mathrm{f}^{\text {SMCLK }}=\mathrm{f}$ LFXT1 $=\mathrm{f}$ XT1 | $2.2 \mathrm{~V} / 3 \mathrm{~V}$ | 40\% |  | 60\% |  |
|  |  |  | fSMCLK $=$ f LFXT1 $=$ fLF |  | 35\% |  | 65\% |  |
|  |  |  | fSMCLK $=$ f $\mathrm{fFXT} 1 / \mathrm{n}$ |  | $\begin{aligned} & \hline 50 \%- \\ & 15 \mathrm{~ns} \end{aligned}$ | 50\% | $\begin{aligned} & 50 \%+ \\ & 15 \mathrm{~ns} \end{aligned}$ |  |
|  |  |  | ${ }^{\text {f }}$ SMCLK $=$ f ${ }^{\text {DCOCLK }}$ | $2.2 \mathrm{~V} / 3 \mathrm{~V}$ | $\begin{aligned} & 50 \%- \\ & 15 \mathrm{~ns} \end{aligned}$ | 50\% | $\begin{aligned} & 50 \%+ \\ & 15 \mathrm{~ns} \end{aligned}$ |  |
|  |  | P2.0/ACLK,$C_{L}=20 \mathrm{pF}$ | $\mathrm{fP}^{\text {20 }}=\mathrm{f}$ LFXT1 $=\mathrm{f}$ XT1 | 2.2 V/3 V | 40\% |  | 60\% |  |
|  |  |  | $\mathrm{f}^{\text {P20 }}=\mathrm{fLFXT1}=\mathrm{f}$ LF |  | 30\% |  | 70\% |  |
|  |  |  | $\mathrm{fP}^{2} 0=\mathrm{f}$ LFXT1/n |  |  | 50\% |  |  |
| tTAdc |  | TA0, TA1, TA2, $\mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}$, duty cycle $=50 \%$ |  | $2.2 \mathrm{~V} / 3 \mathrm{~V}$ |  | 0 | $\pm 50$ | ns |

NOTE 1: The limits of the system clock MCLK has to be met. MCLK and SMCLK can have different frequencies.
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)
outputs - Ports P1 and P2 (continued)

TYPICAL LOW-LEVEL OUTPUT CURRENT
vs
LOW-LEVEL OUTPUT VOLTAGE


Figure 2

TYPICAL HIGH-LEVEL OUTPUT CURRENT vs
HIGH-LEVEL OUTPUT VOLTAGE


Figure 4

TYPICAL LOW-LEVEL OUTPUT CURRENT
vs
LOW-LEVEL OUTPUT VOLTAGE


Figure 3

TYPICAL HIGH-LEVEL OUTPUT CURRENT
vs
HIGH-LEVEL OUTPUT VOLTAGE


Figure 5

NOTE: One output loaded at a time.
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)
optional resistors, individually programmable with ROM code (see Note 1)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {(opt1) }}$ | Resistors, individually programmable with ROM code, all port pins, values applicable for pulldown and pullup | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V} / 3 \mathrm{~V}$ | 2.5 | 5 | 10 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {(opt2) }}$ |  |  | 3.8 | 7.7 | 15 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {(opt3) }}$ |  |  | 7.6 | 15 | 31 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {(opt4) }}$ |  |  | 11.5 | 23 | 46 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {(opt5) }}$ |  |  | 23 | 45 | 90 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {(opt6) }}$ |  |  | 46 | 90 | 180 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {(opt7) }}$ |  |  | 70 | 140 | 280 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {(opt8) }}$ |  |  | 115 | 230 | 460 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {(opt9) }}$ |  |  | 160 | 320 | 640 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\text {(opt10) }}$ |  |  | 205 | 420 | 830 | $\mathrm{k} \Omega$ |

NOTE 1: Optional resistors $R_{\text {optx }}$ for pulldown or pullup are not available in standard flash memory device MSP430F11x1A.
wake-up from lower power modes (LPMx)


NOTE 1: Parameter applicable only if DCOCLK is used for MCLK.
RAM

|  | PARAMETER | MIN | NOM |
| :--- | ---: | ---: | :---: |
| $V_{\text {(RAMh })}$ CPU halted (see Note 1) | 1.6 | MAX | UNIT |

NOTE 1: This parameter defines the minimum supply voltage $V_{C C}$ when the data in the program memory RAM remains unchanged. No program execution should happen during this supply voltage condition.
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

Comparator_A (see Note 1)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{1}$ (DD) |  | CAON=1, CARSEL=0, CAREF=0 | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ |  | 25 | 40 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 45 | 60 |  |
| '(Refladder/RefDiode) |  |  | CAON=1, CARSEL=0, CAREF=1/2/3, no load at P2.3/CA0/TA1 and P2.4/CA1/TA2 | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ |  | 30 | 50 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  |  | 45 | 71 |  |  |
| $\mathrm{V}_{\text {(IC) }}$ | Common-mode input voltage | CAON = 1 | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V} / 3 \mathrm{~V}$ | 0 |  | $\mathrm{V}_{\mathrm{CC}}{ }^{-1}$ | V |  |
| $V_{\text {(Ref025) }}$ | $\frac{\text { Voltage @ } 0.25 \mathrm{~V}_{\mathrm{CC}} \text { node }}{\mathrm{V}_{\mathrm{CC}}}$ | PCA0=1, CARSEL=1, CAREF=1, <br> No load at P2.3/CA0/TA1 and P2.4/CA1/TA2 | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V} / 3 \mathrm{~V}$ | 0.23 | 0.24 | 0.25 |  |  |
| $V_{\text {(Ref050) }}$ | $\frac{\text { Voltage @ } 0.5 \mathrm{~V}_{\mathrm{CC}} \text { node }}{\mathrm{V}_{\mathrm{CC}}}$ | PCA0=1, CARSEL=1, CAREF=2, No load at P2.3/CA0/TA1 and P2.4/CA1/TA2 | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V} / 3 \mathrm{~V}$ | 0.47 | 0.48 | 0.5 |  |  |
| V(RefVT) | (see Figure 6 and Figure 7) | PCA0=1, CARSEL=1, CAREF=3, <br> No load at P2.3/CA0/TA1 and P2.4/CA1/TA2, $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | 390 | 480 | 540 | mV |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 400 | 490 | 550 |  |  |
| $\mathrm{V}_{\text {(offset) }}$ | Offset voltage | See Note 2 | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V} / 3 \mathrm{~V}$ | -30 |  | 30 | mV |  |
| $\mathrm{V}_{\text {hys }}$ | Input hysteresis | CAON=1 | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V} / 3 \mathrm{~V}$ | 0 | 0.7 | 1.4 | mV |  |
| t/response LH) |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Overdrive 10 mV , Without filter: CAF=0 | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | 160 | 210 | 300 | ns |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 90 | 150 | 240 |  |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Overdrive 10 mV , With filter: $\mathrm{CAF}=1$ | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | 1.4 | 1.9 | 3.4 | $\mu \mathrm{s}$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 0.9 | 1.5 | 2.6 |  |  |
| ${ }^{\text {t }}$ (response HL ) |  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Overdrive 10 mV , Without filter: CAF=0 | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | 130 | 210 | 300 | ns |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ |  | 80 | 150 | 240 |  |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Overdrive 10 mV , With filter: $\mathrm{CAF}=1$ | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | 1.4 | 1.9 | 3.4 | $\mu \mathrm{s}$ |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 0.9 | 1.5 | 2.6 |  |  |

NOTES: 1. The leakage current for the Comparator_A terminals is identical to $\mathrm{I}_{\mathrm{Ikg}}(\mathrm{Px} . \mathrm{x})$ specification.
2. The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator_A inputs on successive measurements. The two successive measurements are then summed together.
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)


Figure 6. $\mathrm{V}_{(\text {RefVT })}$ vs Temperature, $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$



$\tau \approx 2.0 \mu \mathrm{~s}$

Figure 8. Block Diagram of Comparator_A Module


Figure 9. Overdrive Definition
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

PUC/POR

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t(POR_Delay) | Internal time delay to release POR |  | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V} / 3 \mathrm{~V}$ |  | 150 | 250 | $\mu \mathrm{s}$ |
| $V_{\text {POR }}$ | $\mathrm{V}_{\mathrm{CC}}$ threshold at which POR release delay time begins (see Note 1) | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  | 1.4 |  | 1.8 | V |
|  |  | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1.1 |  | 1.5 | V |
|  |  | $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$ |  | 0.8 |  | 1.2 | V |
| $V_{(\text {min })}$ | $\mathrm{V}_{\mathrm{CC}}$ threshold required to generate a POR (see Note 2) | $\mathrm{V}_{\mathrm{CC}}\|\mathrm{dV} / \mathrm{dt}\| \geq 1 \mathrm{~V} / \mathrm{ms}$ |  | 0.2 |  |  | V |
| t(reset) | $\overline{\mathrm{RST}} / \mathrm{NMI}$ low time for PUC/POR | Reset is accepted internally |  | 2 |  |  | $\mu \mathrm{s}$ |

## NOTES: 1. $\mathrm{V}_{\mathrm{CC}}$ rise time $\mathrm{dV} / \mathrm{dt} \geq 1 \mathrm{~V} / \mathrm{ms}$.

2. When driving $\mathrm{V}_{\mathrm{CC}}$ low in order to generate a POR condition, $\mathrm{V}_{\mathrm{CC}}$ should be driven to 200 mV or lower with a $\mathrm{dV} / \mathrm{dt}$ equal to or less than $-1 \mathrm{~V} / \mathrm{ms}$. The corresponding rising $\mathrm{V}_{\mathrm{CC}}$ must also meet the $\mathrm{dV} / \mathrm{dt}$ requirement equal to or greater than $+1 \mathrm{~V} / \mathrm{ms}$.


Figure 10. Power-On Reset (POR) vs Supply Voltage


Figure 11. $\mathrm{V}_{\mathrm{POR}}$ vs Temperature
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

DCO

| PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| f(DCO03) | $\mathrm{R}_{\text {sel }}=0, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | 0.08 | 0.12 | 0.15 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 0.08 | 0.13 | 0.16 |  |
| f(DCO13) | $\mathrm{R}_{\text {Sel }}=1, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | 0.14 | 0.19 | 0.23 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 0.14 | 0.18 | 0.22 |  |
| f(DCO23) | $\mathrm{R}_{\text {sel }}=2, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | 0.22 | 0.30 | 0.36 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 0.22 | 0.28 | 0.34 |  |
| f(DCO33) | $\mathrm{R}_{\text {Sel }}=3, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | 0.37 | 0.49 | 0.59 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 0.37 | 0.47 | 0.56 |  |
| f(DCO43) | $\mathrm{R}_{\text {Sel }}=4, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | 0.61 | 0.77 | 0.93 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 0.61 | 0.75 | 0.9 |  |
| f(DCO53) | $\mathrm{R}_{\text {Sel }}=5, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | 1 | 1.2 | 1.5 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 1 | 1.3 | 1.5 |  |
| f(DCO63) | $\mathrm{R}_{\text {Sel }}=6, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | 1.6 | 1.9 | 2.2 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 1.69 | 2 | 2.29 |  |
| f(DCO73) | $\mathrm{R}_{\text {sel }}=7, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | 2.4 | 2.9 | 3.4 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 2.7 | 3.2 | 3.65 |  |
| f(DCO77) | $\mathrm{R}_{\text {Sel }}=7, \mathrm{DCO}=7, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | 4 | 4.5 | 4.9 | MHz |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | 4.4 | 4.9 | 5.4 |  |
| ${ }^{\text {f }}$ (DCO47) | $\mathrm{R}_{\text {sel }}=4, \mathrm{DCO}=7, \mathrm{MOD}=0, \mathrm{DCOR}=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V} / 3 \mathrm{~V}$ | $\begin{array}{r} \mathrm{f} \text { DCO40 } \\ \times 1.7 \end{array}$ | $\begin{array}{r} \text { fDCO40 } \\ \times 2.1 \end{array}$ | $\begin{array}{r} \text { fDCO40 } \\ \times 2.5 \end{array}$ | MHz |
| $\mathrm{S}_{\text {(Rsel) }}$ | $\mathrm{S}_{\mathrm{R}}=\mathrm{f}_{\text {Rsel }+1 / \mathrm{f}} \mathrm{Rsel}$ | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V} / 3 \mathrm{~V}$ | 1.35 | 1.65 | 2 | ratio |
| S(DCO) | $S_{\text {DCO }}=\mathrm{f}_{\text {DCO }+1 / \mathrm{f}}$ DCO | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V} / 3 \mathrm{~V}$ | 1.07 | 1.12 | 1.16 |  |
| $D_{t}$ | Temperature drift, $\mathrm{R}_{\text {sel }}=4, \mathrm{DCO}=3, \mathrm{MOD}=0$ (see Note 1) | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V}$ | -0.31 | -0.36 | -0.40 | \% $/{ }^{\circ} \mathrm{C}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | -0.33 | -0.38 | -0.43 |  |
| DV | Drift with $\mathrm{V}_{\mathrm{CC}}$ variation, $\mathrm{R}_{\mathrm{Sel}}=4, \mathrm{DCO}=3, \mathrm{MOD}=0$ (see Note 1) | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V} / 3 \mathrm{~V}$ | 0 | 5 | 10 | \%/V |

NOTE 1: These parameters are not production tested.


Figure 12. DCO Characteristics

## electrical characteristics over recommended ranges of supply voltage and operating free-air

 temperature (unless otherwise noted) (continued)
## main DCO characteristics

- Individual devices have a minimum and maximum operation frequency. The specified parameters for $f_{(\mathrm{DCO} \times 0)}$ to $\left.\mathrm{f}_{(\mathrm{DCO}} \mathrm{F}\right)$ are valid for all devices.
- All ranges selected by Rsel(n) overlap with Rsel(n+1): Rsel0 overlaps Rsel1, ... Rsel6 overlaps Rsel7.
- DCO control bits DCO0, DCO1, and DCO2 have a step size as defined by parameter $\mathrm{S}_{\mathrm{DCO}}$.
- Modulation control bits MOD0 to MOD4 select how often $f_{(D C O+1)}$ is used within the period of 32 DCOCLK cycles. The frequency $f(\mathrm{DCO})$ is used for the remaining cycles. The frequency is an average equal to:

$$
f_{\text {average }}=\frac{32 \times f_{(D C O)} \times f_{(D C O+1)}}{M O D \times f_{(D C O)}+(32-M O D) \times f_{(D C O+1)}}
$$

DCO when using Rosc (see Note 1)

| PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\text {CC }}$ | MIN NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| fDCO, DCO output frequency | $\begin{aligned} & \mathrm{R}_{\mathrm{sel}}=4, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=1, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 2.2 V | 1.8 $\pm 15 \%$ |  | MHz |
|  |  | 3 V | $1.95 \pm 15 \%$ |  | MHz |
| $\mathrm{D}_{\mathrm{t}}$, Temperature drift | $\mathrm{R}_{\text {Sel }}=4, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=1$ | $2.2 \mathrm{~V} / 3 \mathrm{~V}$ | $\pm 0.1$ |  | \%/ ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{D}_{\mathrm{V}}$, Drift with $\mathrm{V}_{\mathrm{CC}}$ variation | $\mathrm{R}_{\text {Sel }}=4, \mathrm{DCO}=3, \mathrm{MOD}=0, \mathrm{DCOR}=1$ | 2.2 V/3 V | 10 |  | \%/V |

NOTES: 1. ROSC $=100 \mathrm{k} \Omega$. Metal film resistor, type 0257 . 0.6 watt with $1 \%$ tolerance and $\mathrm{T}_{\mathrm{K}}= \pm 50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$.
crystal oscillator, LFXT1

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CXIN | Input capacitance | XTS=0; LF mode selected. $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V} / 3 \mathrm{~V}$ |  | 12 |  | pF |
|  |  | $\mathrm{XTS}=1 ;$ XT1 mode selected. $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V} / 3 \mathrm{~V}$ (see Note 1) |  | 2 |  |  |
| CxOUT | Output capacitance | XTS=0; LF mode selected. $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V} / 3 \mathrm{~V}$ |  | 12 |  | pF |
|  |  | XTS $=1 ;$ XT1 mode selected. <br> $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V} / 3 \mathrm{~V}$ (see Note 1) |  | 2 |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input levels at XIN | $\mathrm{V}_{\mathrm{CC}}=2.2 \mathrm{~V} / 3 \mathrm{~V}$ (see Note 2) | $\mathrm{V}_{\text {SS }}$ |  | $0.2 \times \mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IH }}$ |  |  | $0.8 \times \mathrm{V}_{\text {CC }}$ |  | $\mathrm{V}_{\mathrm{CC}}$ |  |

NOTES: 1. Requires external capacitors at both terminals. Values are specified by crystal manufacturers.
2. Applies only when using an external logic-level clock source. Not applicable when using a crystal or resonator.
electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

Flash Memory

|  | PARAMETER | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}$ | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { VCC(PGM/ } \\ & \text { ERASE) } \end{aligned}$ | Program and Erase supply voltage |  |  | 2.7 |  | 3.6 | V |
| ${ }^{\mathrm{f} F \text { FTG }}$ | Flash Timing Generator frequency |  |  | 257 |  | 476 | kHz |
| IPGM | Supply current from $\mathrm{V}_{\mathrm{CC}}$ during program |  | $2.7 \mathrm{~V} / 3.6 \mathrm{~V}$ |  | 3 | 5 | mA |
| IERASE | Supply current from $\mathrm{V}_{\mathrm{CC}}$ during erase |  | $2.7 \mathrm{~V} / 3.6 \mathrm{~V}$ |  | 3 | 7 | mA |
| tCPT | Cumulative program time | see Note 1 | $2.7 \mathrm{~V} / 3.6 \mathrm{~V}$ |  |  | 4 | ms |
| tCMErase | Cumulative mass erase time | see Note 2 | $2.7 \mathrm{~V} / 3.6 \mathrm{~V}$ | 200 |  |  | ms |
|  | Program/Erase endurance |  |  | $10^{4}$ | $10^{5}$ |  | cycles |
| tRetention | Data retention duration | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 100 |  |  | years |
| tWord | Word or byte program time | see Note 3 |  |  | 35 |  | ${ }^{\text {tFTG }}$ |
| tBlock, 0 | Block program time for $1^{\text {st }}$ byte or word |  |  |  | 30 |  |  |
| tBlock, 1-63 | Block program time for each additional byte or word |  |  |  | 21 |  |  |
| tBlock, End | Block program end-sequence wait time |  |  |  | 6 |  |  |
| tMass Erase | Mass erase time |  |  |  | 5297 |  |  |
| tSeg Erase | Segment erase time |  |  |  | 4819 |  |  |

NOTES: 1. The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word/byte write and block write modes.
2. The mass erase duration generated by the flash timing generator is at least $11.1 \mathrm{~ms}(=5297 \times 1 / \mathrm{fFTG}, \mathrm{max}=5297 \times 1 / 476 \mathrm{kHz})$. To achieve the required cumulative mass erase time the Flash Controller's mass erase operation can be repeated until this time is met. (A worst case minimum of 19 cycles are required).
3. These values are hardwired into the Flash Controller's state machine ( $\mathrm{t} F \mathrm{FGG}=1 / \mathrm{fFTG}$ ).

## JTAG Interface

| PARAMETER |  | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}$ | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fTCK | TCK input frequency | see Note 1 | 2.2 V | 0 |  | 5 | MHz |
|  |  |  | 3 V | 0 |  | 10 | MHz |
| R Internal | Internal pull-down resistance on TEST | see Note 2 | $2.2 \mathrm{~V} / 3 \mathrm{~V}$ | 25 | 60 | 90 | k $\Omega$ |

NOTES: 1. fTCK may be restricted to meet the timing requirements of the module selected.
2. TEST pull-down resistor implemented in all versions.

## JTAG Fuse (see Note 1)

| PARAMETER |  | TEST CONDITIONS | V CC | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}(\mathrm{FB})}$ | Supply voltage during fuse-blow condition | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 2.5 |  |  | V |
| $\mathrm{V}_{\mathrm{FB}}$ | Voltage level on TEST for fuse-blow - 'C11x1 |  |  | 3.5 |  | 3.9 | V |
|  | Voltage level on TEST for fuse-blow - 'F11x1A |  |  | 6 |  | 7 | V |
| ${ }^{\text {I }}$ FB | Supply current into TEST during fuse blow |  |  |  |  | 100 | mA |
| $\mathrm{t}_{\mathrm{F} B}$ | Time to blow fuse |  |  |  |  | 1 | ms |

NOTES: 1. Once the fuse is blown, no further access to the MSP430 JTAG/Test and emulation features is possible. The JTAG block is switched to bypass mode.

## APPLICATION INFORMATION

## input/output schematic

Port P1, P1.0 to P1.3, input/output with Schmitt-trigger


NOTE: $x=$ Bit/identifier, 0 to 3 for port P1

| PnSel.x | PnDIR.x | Direction <br> control from <br> module | PnOUT.x | Module X OUT | PnIN.x | Module X IN | PnIE.x | PnIFG.x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P1Sel.0 | P1DIR.0 | P1DIR.0 | P1OUT.0 | VSS | P1IN.0 | TACLK $\dagger$ | P1IE.0 | P1IFG.0 |
| P1Sel.1 | P1DIR.1 | P1DIR.1 | P1OUT.1 | Out0 signal $\dagger$ | P1IN.1 | CCI0A $\dagger$ | P1IE. 1 | P1IFG. 1 |
| P1Sel.2 | P1DIR.2 | P1DIR.2 | P1OUT.2 | Out1 signal $\dagger$ | P1IN.2 | CCI1A $\dagger$ | P1IE.2 | P1IFG.2 |
| P1Sel.3 | P1DIR.3 | P1DIR.3 | P1OUT.3 | Out2 signal $\dagger$ | P1IN.3 | CCI2A $\dagger$ | P1IE.3 | P1IFG.3 |

† Signal from or to Timer_A
NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions
2. Fuses for optional pullup and pulldown resistors can only be programmed at the factory (ROM versions only).

## APPLICATION INFORMATION

Port P1, P1.4 to P1.7, input/output with Schmitt-trigger and in-system access features


| PnSel.x | PnDIR.x | Direction <br> control from <br> module | PnOUT.x | Module X OUT | PnIN.x | Module X IN | PnIE.x | PnIFG.x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P1Sel.4 | P1DIR.4 | P1DIR.4 | P1OUT.4 | SMCLK | P1IN.4 | unused | P1IE.4 | P1IFG.4 |
| P1Sel.5 | P1DIR.5 | P1DIR.5 | P1OUT.5 | Out0 signal $\dagger$ | P1IN.5 | unused | P1IE.5 | P1IFG.5 |
| P1Sel.6 | P1DIR.6 | P1DIR.6 | P1OUT.6 | Out1 signal† | P1IN.6 | unused | P1IE.6 | P1IFG.6 |
| P1Sel.7 | P1DIR.7 7 | P1DIR.7 | P1OUT.7 | Out2 signal $\dagger ~$ | P1IN.7 | unused | P1IE.7 | P1IFG.7 |

[^1]
## APPLICATION INFORMATION

Port P2, P2.0 to P2.2, input/output with Schmitt-trigger


| PnSel.x | PnDIR.x | Direction control from module | PnOUT.x | Module X OUT | PnIN.x | Module X IN | PrIE.x | PnIFG.x | PnIES.x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P2Sel. 0 | P2DIR. 0 | P2DIR. 0 | P2OUT. 0 | ACLK | P2IN. 0 | unused | P2IE. 0 | P2IFG. 0 | P1IES. 0 |
| P2Sel. 1 | P2DIR. 1 | P2DIR. 1 | P2OUT. 1 | VSS | P2IN. 1 | INCLK ${ }^{+}$ | P2IE. 1 | P2IFG. 1 | P1IES. 1 |
| P2Sel. 2 | P2DIR. 2 | P2DIR. 2 | P2OUT. 2 | CAOUT | P2IN. 2 | CCIOB $\dagger$ | P2IE. 2 | P2IFG. 2 | P1IES. 2 |

† Signal from or to Timer_A
NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions
2. Fuses for optional pullup and pulldown resistors can only be programmed at the factory (ROM versions only).

## APPLICATION INFORMATION

Port P2, P2.3 to P2.4, input/output with Schmitt-trigger


| PnSel.x | PnDIR.x | Direction <br> control from module | PnOUT.x | Module X OUT | PnIN.x | Module X IN | PnIE.x | PnIFG.x | PnIES.x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P2Sel.3 | P2DIR.3 | P2DIR.3 | P2OUT.3 | Out1 signal $\dagger$ | P2IN.3 | unused | P2IE.3 | P2IFG.3 | P1IES.3 |
| P2Sel.4 | P2DIR.4 | P2DIR.4 | P2OUT.4 | Out2 signal $\dagger ~$ | P2IN.4 | unused | P2IE.4 | P2IFG.4 | P1IES.4 |

† Signal from Timer_A
NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions
2. Fuses for optional pullup and pulldown resistors can only be programmed at the factory (ROM versions only).

## APPLICATION INFORMATION

Port P2, P2.5, input/output with Schmitt-trigger and Rosc function for the Basic Clock module


| PnIE.x | PnIFG.x | PnIES.x |  |
| :---: | :---: | :---: | :---: |
|  | P2IE.5 | P2IFG.5 | P2IES.5 |

NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions
2. Fuses for optional pullup and pulldown resistors can only be programmed at the factory (ROM versions only).

## APPLICATION INFORMATION

Port P2, unbonded bits P2.6 and P2.7


NOTE: $x=$ Bit/identifier, 6 to 7 for port P2 without external pins

| P2Sel.x | P2DIR.x | Direction <br> control from <br> module | P2OUT.x | Module X OUT | P2IN.x | Module X IN | P2IE.x | P2IFG.x | P2IES.x |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P2Sel.6 | P2DIR.6 | P2DIR.6 | P2OUT.6 | $\mathrm{V}_{\text {SS }}$ | P2IN.6 | unused | P2IE.6 | P2IFG.6 | P2IES.6 |
| P2Sel.7 | P2DIR.7 | P2DIR.7 | P2OUT.7 | $\mathrm{V}_{\text {SS }}$ | P2IN.7 | unused | P2IE.7 | P2IFG.7 | P2IES.7 |

NOTE 1: Unbonded bits 6 and 7 of port P2 can be used as software interrupt flags. The interrupt flags can only be influenced by software. They work then as a software interrupt.

## JTAG fuse check mode

MSP430 devices that have the fuse on the TEST terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current, $I_{T F}$, of 1 mA at $3 \mathrm{~V}, 2.5 \mathrm{~mA}$ at 5 V can flow from the TEST pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

When the TEST pin is taken back low after a test or programming session, the fuse check mode and sense currents are terminated.
Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.
The fuse check current will only flow when the fuse check mode is active and the TMS pin is in a low state (see Figure 13). Therefore, the additional current flow can be prevented by holding the TMS pin high (default condition).


Figure 13. Fuse Check Mode Current, MSP430F11x1A and MSP430C11x1
NOTE:
The CODE and RAM data protection is ensured if the JTAG fuse is blown and the 256-bit bootloader access key is used. Also, see the bootstrap loader section for more information.

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | $\text { Eco Plan }{ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSP430C1101 | ACTIVE |  |  |  |  | TBD | Call TI | Call TI |
| MSP430F1101AIDGV | ACTIVE | TVSOP | DGV | 20 | 90 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1101AIDGVR | ACTIVE | TVSOP | DGV | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1101AIDW | ACTIVE | SOIC | DW | 20 | 25 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1101AIDWR | ACTIVE | SOIC | DW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1101AIPW | ACTIVE | TSSOP | PW | 20 | 70 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1101AIPWR | ACTIVE | TSSOP | PW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1101AIRGER | ACTIVE | QFN | RGE | 24 | 3000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1101AIRGET | ACTIVE | QFN | RGE | 24 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1111AIDGV | ACTIVE | TVSOP | DGV | 20 | 90 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1111AIDGVR | ACTIVE | TVSOP | DGV | 20 | 2000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1111AIDW | ACTIVE | SOIC | DW | 20 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1111AIDWR | ACTIVE | SOIC | DW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1111AIPW | ACTIVE | TSSOP | PW | 20 | 70 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1111AIPWR | ACTIVE | TSSOP | PW | 20 | 2000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1111AIRGER | ACTIVE | QFN | RGE | 24 | 3000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1111AIRGET | ACTIVE | QFN | RGE | 24 | 250 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1121AIDGV | ACTIVE | TVSOP | DGV | 20 | 90 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1121AIDGVR | ACTIVE | TVSOP | DGV | 20 | 2000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1121AIDW | ACTIVE | SOIC | DW | 20 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1121AIDWR | ACTIVE | SOIC | DW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1121AIPW | ACTIVE | TSSOP | PW | 20 | 70 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1121AIPWR | ACTIVE | TSSOP | PW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1121AIRGER | ACTIVE | QFN | RGE | 24 | 3000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1121AIRGET | ACTIVE | QFN | RGE | 24 | 250 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The $\mathrm{Pb}-\mathrm{Free} / \mathrm{Green}$ conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb -Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no $\mathbf{S b} / \mathbf{B r}$ ): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


| PIM ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{3 8}$ | $\mathbf{4 8}$ | $\mathbf{5 6}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,70 | 3,70 | 5,10 | 5,10 | 7,90 | 9,80 | 11,40 |
| A MIN | 3,50 | 3,50 | 4,90 | 4,90 | 7,70 | 9,60 | 11,20 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
D. Falls within JEDEC: $24 / 48$ Pins - MO-153

14/16/20/56 Pins - MO-194

DW (R-PDSO-G2O)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013 variation AC.


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Quad Flatpack, No-Leads (QFN) package configuration.
© The package thermal pad must be soldered to the board for thermal and mechanical performance.
See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
E. Falls within JEDEC MO-220.
THERMAL PAD MECHANICAL DATA
RGE (S-PQFP-N24)

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).
For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com

The exposed thermal pad dimensions for this package are shown in the following illustration.


Bottom View
NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | $\text { Eco Plan }{ }^{(2)}$ | Lead/Ball Finish | MSL Peak Temp ${ }^{(3)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSP430C1101 | ACTIVE |  |  |  |  | TBD | Call TI | Call TI |
| MSP430F1101AIDGV | ACTIVE | TVSOP | DGV | 20 | 90 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1101AIDGVR | ACTIVE | TVSOP | DGV | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1101AIDW | ACTIVE | SOIC | DW | 20 | 25 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1101AIDWR | ACTIVE | SOIC | DW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1101AIPW | ACTIVE | TSSOP | PW | 20 | 70 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1101AIPWR | ACTIVE | TSSOP | PW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1101AIRGER | ACTIVE | QFN | RGE | 24 | 3000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1101AIRGET | ACTIVE | QFN | RGE | 24 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1111AIDGV | ACTIVE | TVSOP | DGV | 20 | 90 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1111AIDGVR | ACTIVE | TVSOP | DGV | 20 | 2000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1111AIDW | ACTIVE | SOIC | DW | 20 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1111AIDWR | ACTIVE | SOIC | DW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1111AIPW | ACTIVE | TSSOP | PW | 20 | 70 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1111AIPWR | ACTIVE | TSSOP | PW | 20 | 2000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1111AIRGER | ACTIVE | QFN | RGE | 24 | 3000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1111AIRGET | ACTIVE | QFN | RGE | 24 | 250 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1121AIDGV | ACTIVE | TVSOP | DGV | 20 | 90 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1121AIDGVR | ACTIVE | TVSOP | DGV | 20 | 2000 | $\begin{gathered} \hline \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1121AIDW | ACTIVE | SOIC | DW | 20 | 25 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1121AIDWR | ACTIVE | SOIC | DW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1121AIPW | ACTIVE | TSSOP | PW | 20 | 70 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br}) \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1121AIPWR | ACTIVE | TSSOP | PW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-1-260C-UNLIM |
| MSP430F1121AIRGER | ACTIVE | QFN | RGE | 24 | 3000 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no } \mathrm{Sb} / \mathrm{Br} \text { ) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |
| MSP430F1121AIRGET | ACTIVE | QFN | RGE | 24 | 250 | $\begin{gathered} \text { Green (RoHS \& } \\ \text { no Sb/Br) } \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The $\mathrm{Pb}-\mathrm{Free} / \mathrm{Green}$ conversion plan has not been defined.
Pb -Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb -Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no $\mathbf{S b} / \mathbf{B r}$ ): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


| PIM ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{3 8}$ | $\mathbf{4 8}$ | $\mathbf{5 6}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,70 | 3,70 | 5,10 | 5,10 | 7,90 | 9,80 | 11,40 |
| A MIN | 3,50 | 3,50 | 4,90 | 4,90 | 7,70 | 9,60 | 11,20 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
D. Falls within JEDEC: $24 / 48$ Pins - MO-153

14/16/20/56 Pins - MO-194

DW (R-PDSO-G2O)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013 variation AC.


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Quad Flatpack, No-Leads (QFN) package configuration.
© The package thermal pad must be soldered to the board for thermal and mechanical performance.
See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
E. Falls within JEDEC MO-220.
THERMAL PAD MECHANICAL DATA
RGE (S-PQFP-N24)

## THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).
For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com

The exposed thermal pad dimensions for this package are shown in the following illustration.


Bottom View
NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions


| PIMS $^{* *}$ | $\mathbf{8}$ | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 3,10 | 5,10 | 5,10 | 6,60 | 7,90 | 9,80 |
| A MIN | 2,90 | 4,90 | 4,90 | 6,40 | 7,70 | 9,60 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15 .
D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in Tl data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. Tl is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

## Products

Amplifiers
Data Converters
DSP
Interface
Logic
Power Mgmt
Microcontrollers
Low Power Wireless

Applications

| Audio | www.ti.com/audio |
| :--- | :--- |
| Automotive | www.ti.com/automotive |
| Broadband | www.ti.com/broadband |
| Digital Control | www.ti.com/digitalcontrol |
| Military | www.ti.com/military |
| Optical Networking | www.ti.com/opticalnetwork |
| Security | www.ti.com/security |
| Telephony | www.ti.com/telephony |
| Video \& Imaging | www.ti.com/video |
| Wireless | www.ti.com/wireless |


[^0]:    NOTE: $S=$ source $\quad D=$ destination

[^1]:    † Signal from or to Timer_A
    NOTES: 1. Optional selection of pullup or pulldown resistors with ROM (masked) versions
    2. Fuses for optional pullup and pulldown resistors can only be programmed at the factory (ROM versions only).

