SCAS555C - NOVEMBER 1995 - REVISED OCTOBER 2003

- 2-V to 6-V V_{CC} Operation
- Inputs Accept Voltages to 6 V
- Max t_{pd} of 10.5 ns at 5 V
- 3-State Inverting Outputs Drive Bus Lines Directly
- Full Parallel Access for Loading


description/ordering information

The 'AC533 devices are octal transparent D-type latches with 3-state outputs. When the latch-enable (LE) input is high, the $\overline{\mathbb{Q}}$ outputs follow the complements of the data (D) inputs. When LE is taken low, the $\overline{\mathbb{Q}}$ outputs are latched at the inverse logic levels set up at the D inputs.


A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

SN54AC533 . . . J OR W PACKAGE SN74AC533 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



SN54AC533 . . . FK PACKAGE (TOP VIEW)



To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

TA	PACKAGE	PACKAGE [†]		TOP-SIDE MARKING
	PDIP – N	Tube	SN74AC533N	SN74AC533N
	COIC DW	Tube	SN74AC533DW	AOF22
	SOIC - DW	Tape and reel	SN74AC533DWR	AC533
-40°C to 85°C	SOP - NS	Tape and reel	SN74AC533NSR	AC533
	SSOP – DB	Tape and reel	SN74AC533DBR	AC533
	TOOOD DW	Tube	SN74AC533PW	40500
	TSSOP – PW	Tape and reel	SN74AC533PWR	AC533
	CDIP – J	Tube	SNJ54AC533J	SNJ54AC533J
-55°C to 125°C	CFP – W	Tube	SNJ54AC533W	SNJ54AC533W
	LCCC - FK	Tube	SNJ54AC533FK	SNJ54AC533FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCAS555C - NOVEMBER 1995 - REVISED OCTOBER 2003

FUNCTION TABLE (each latch)

	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	L
L	Н	L	Н
L	L	Χ	\overline{Q}_0
Н	Χ	Χ	Z

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		$1.000 - 0.5 \text{ V}$ to $V_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)		
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CO}		
Continuous output current, I_O ($V_O = 0$ to V_{CC})	-	±50 mA
Continuous current through V _{CC} or GND		±200 mA
Package thermal impedance, θ _{JA} (see Note 2):	: DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T _{stg}		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCAS555C - NOVEMBER 1995 - REVISED OCTOBER 2003

recommended operating conditions (see Note 3)

				C533	SN74AC533		UNIT
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage		2	6	2	6	V
		V _{CC} = 3 V	2.1		2.1		
ViH	High-level input voltage	V _{CC} = 4.5 V	3.15		3.15		V
		V _{CC} = 5.5 V	3.85		3.85		
		V _{CC} = 3 V		0.9		0.9	
VIL	Low-level input voltage	V _{CC} = 4.5 V		1.35		1.35	V
	V _{CC} = 5.5 V			1.65		1.65	
٧ı	Input voltage		0	Vcc	0	VCC	V
VO	Output voltage		0	VCC	0	VCC	V
		V _{CC} = 3 V	200	-12		-12	
lOH	High-level output current	V _{CC} = 4.5 V	J. J. J.	-24		-24	mA
		V _{CC} = 5.5 V		-24		-24	
		V _{CC} = 3 V		12		12	
lOL	Low-level output current	V _{CC} = 4.5 V		24		24	mA
		V _{CC} = 5.5 V		24		24	
Δt/Δν	Input transition rise or fall rate			8		8	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS VCC	.,	T,	Δ = 25°C	;	SN54A	C533	SN74A	C533	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	I _{OH} = -50 μA	3 V	2.9			2.9		2.9		
		4.5 V	4.4			4.4		4.4		
V		5.5 V	5.4			5.4		5.4		.,
Voн	I _{OH} = -12 mA	3 V	2.56			2.4	12.	2.46		V
	I _{OH} = -24 mA	4.5 V	3.86			3.7	Ŋ	3.76		
		5.5 V	4.86			4.7	72	4.76		
		3 V			0.1	4	0.1		0.1	
	I _{OL} = 50 μA	4.5 V			0.1	37	0.1		0.1	
\/ - ·		5.5 V			0.1	000	0.1		0.1	V
VOL	I _{OL} = 12 mA	3 V			0.36	d	0.5		0.44	V
	1- 24 mA	4.5 V			0.36		0.5		0.44	
	$I_{OL} = 24 \text{ mA}$	5.5 V			0.36		0.5		0.44	
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.25		±5		±2.5	μΑ
lį	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		4.5						pF

SN54AC533, SN74AC533 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCAS555C - NOVEMBER 1995 - REVISED OCTOBER 2003

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		T _A = 25°C SN54AC533		SN74AC533		
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t _W	Pulse duration, LE high	6		85	E.	6.5		ns
t _{su}	Setup time, data before LE↓	5.5		7.5		6		ns
th	Hold time, data after LE↓	1.5		2.5		1		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

		T _A = 25°C		SN54AC533	SN74AC533		
		MIN	MAX	MIN MAX	MIN	MAX	UNIT
t _W	Pulse duration, LE high	4.5		6.55	5		ns
t _{su}	Setup time, data before LE↓	4		6	4.5		ns
th	Hold time, data after LE↓	1.5		2.5	1		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)


DADAMETED	FROM	то	$T_A = 2$	25°C	SN54AC533		SN74AC533			
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
t _{PLH}	6	Ια	2	14	1	17.5	1.5	16		
t _{PHL}	D	α	2	13	1	16	1.5	14.5	ns	
t _{PLH}		Ια	2	14.5	1 2	18	1.5	16.5		
^t PHL	LE	Q	3	2	13	1,0	16	1.5	14.5	ns
^t PZH	OE	Ια	2	12.5	37)	15.5	1.5	14		
^t PZL	ÜE	α	2	12.5	901	15.5	1.5	14	ns	
^t PHZ	ŌĒ	Ια	2	13	2 1	16	1.5	14.5	ne	
t _{PLZ}	OE .	y	2	13	1	16	1.5	14.5	ns	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	ТО	T _A = 2	T _A = 25°C SN54AC533		C533	SN74AC533		
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	6	ρl	2	10	1	12.5	1.5	11	20
^t PHL	D	α	2	9.5	1	12	1.5	10.5	ns
^t PLH	LE	ы	2	10.5	1	13	1.5	11.5	
^t PHL	LE	Q	2	10	1,0	13	1.5	11	ns
^t PZH	ŌĒ	ρl	2	9.5	(o)	12	1.5	10.5	
^t PZL	OE	α	2	9.5	70	12	1.5	10.5	ns
^t PHZ	ŌĒ	Θ	2	10	2 1	12.5	1.5	11	ns
t _{PLZ}	OE	l q	2	10	1	12.5	1.5	11	115

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER		TEST CONDITIONS		
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF},$	f = 1 MHz	40	pF






VOLTAGE WAVEFORMS

SCAS555C - NOVEMBER 1995 - REVISED OCTOBER 2003

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

VOLTAGE WAVEFORMS


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_f \leq 2.5$ ns, $t_f \leq 2.5$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated