CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCHS325 - JANUARY 2003

- AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage
- Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption
- Balanced Propagation Delays
- ±24-mA Output Drive Current
 Fanout to 15 F Devices
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015

CD54AC112...F PACKAGE CD74AC112...E OR M PACKAGE (TOP VIEW) 1CLK [1K **∏** 15 1 1 CLR 1J [14 2 2 CLR 13 2CLK 1Q 🛮 5 12 2K 1Q 11 **∏** 2J $2\overline{Q}$ 10 2PRE 9 2Q GND 8

description/ordering information

The 'AC112 devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset (\overline{PRE}) or clear (\overline{CLR}) inputs sets or resets the outputs, regardless of the levels of the other inputs. When \overline{PRE} and \overline{CLR} are inactive (high), data at the J and K inputs meeting the setup-time requirements is transferred to the outputs on the negative-going edge of the clock pulse (CLK). Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

ORDERING INFORMATION

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – E	Tube	CD74AC112E	CD74AC112E
_55°C to 125°C	SOIC – M	Tube	CD74AC112M	AC112M
-55 C to 125 C	SOIC - IVI	Tape and reel	CD74AC112M96	ACTIZIVI
	CDIP – F	Tube	CD54AC112F3A	CD54AC112F3A

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCHS325 – JANUARY 2003

FUNCTION TABLE (each flip-flop)

		INPUTS			OUTPUTS		
PRE	CLR	CLK	J	K	Q	Q	
L	Н	Х	Χ	Х	Н	L	
Н	L	X	Χ	X	L	Н	
L	L	X	Χ	X	н†	H [†]	
Н	Н	\downarrow	L	L	Q_0	\overline{Q}_0	
Н	Н	\downarrow	Н	L	Н	L	
Н	Н	\downarrow	L	Н	L	Н	
Н	Н	\downarrow	Н	Н	Toggle		
Н	Н	Н	Χ	Χ	Q ₀	\overline{Q}_0	

[†] Output states are unpredictable if PRE and CLR go high simultaneously after both being low at the same time.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 6 V
Input clamp current, I_{IK} ($V_I < 0 \text{ V or } V_I > V_{CC}$) (see Note 1)	
Output clamp current, I _{OK} (V _O < 0 V or V _O > V _{CC}) (see Note 1)	
Continuous output current, I_O ($V_O > 0$ V or $V_O < V_{CC}$)	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 2): E package	67°C/W
M package	73°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCHS325 - JANUARY 2003

recommended operating conditions (see Note 3)

				25°C	–55°0 125		–40°C to 85°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
Vcc	Supply voltage		1.5	5.5	1.5	5.5	1.5	5.5	V
		V _{CC} = 1.5 V	1.2		1.2		1.2		
VIH	High-level input voltage	V _{CC} = 3 V	2.1		2.1		2.1		V
		V _{CC} = 5.5 V	3.85		3.85		3.85		
		V _{CC} = 1.5 V		0.3		0.3		0.3	
VIL	Low-level input voltage	V _{CC} = 3 V		0.9		0.9		0.9	V
		V _{CC} = 5.5 V		1.65		1.65		1.65	
٧ _I	Input voltage		0	Vcc	0	VCC	0	VCC	V
٧o	Output voltage		0	Vcc	0	VCC	0	VCC	V
IOH	High-level output current	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-24		-24		-24	mA
l _{OL}	Low-level output current	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		24		24		24	mA
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 1.5 \text{ V to 3 V}$		50		50		50	ns/V
ΔυΔν	input transition rise of fall fate	V _{CC} = 3.6 V to 5.5 V		20		20		20	115/V

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		VCC	T _A = 25°C		–55°C to 125°C		–40°C to 85°C		UNIT		
				MIN	MAX	MIN	MAX	MIN	MAX	1		
			1.5 V	1.4		1.4		1.4				
		$I_{OH} = -50 \mu A$	3 V	2.9		2.9		2.9				
			4.5 V	4.4		4.4		4.4				
Voн	$V_I = V_{IH}$ or V_{IL}	$I_{OH} = -4 \text{ mA}$	3 V	2.58		2.4		2.48		V		
		$I_{OH} = -24 \text{ mA}$	4.5 V	3.94		3.7		3.8				
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V			3.85						
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V					3.85				
			1.5 V		0.1		0.1		0.1			
		Ι _Ο L = 50 μΑ	3 V		0.1		0.1		0.1			
			4.5 V		0.1		0.1		0.1			
V_{OL}	VI = VIH or VIL	$I_{OL} = 12 \text{ mA}$	3 V		0.36		0.5		0.44	V		
		$I_{OL} = 24 \text{ mA}$	4.5 V		0.36		0.5		0.44			
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V				1.65					
		I _{OL} = 75 mA [†]	5.5 V						1.65			
lį	V _I = V _{CC} or GND		5.5 V		±0.1		±1		±1	μΑ		
ICC	$V_I = V_{CC}$ or GND,	IO = 0	5.5 V		4		80		40	μΑ		
Ci					10		10		10	pF		

[†] Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.



CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCHS325 - JANUARY 2003

timing requirements over recommended operating free-air temperature range, $V_{CC} = 1.5 \text{ V}$ (unless otherwise noted)

				–55°C to 125°C		–40°C to 85°C	
			MIN	MAX	MIN	MIN MAX	
fclock	Clock frequency			8		9	MHz
	Pulse duration	CLK high or low	63		55		20
t _W		CLR or PRE low	56		49		ns
t _{su}	Setup time, before CLK↓	J or K	50		44		ns
th	Hold time, after CLK↓	J or K	0		0		ns
t _{rec}	Recovery time, before CLK↓	CLR↑ or PRE↑	31		27		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

			–55°C to 125°C		–40°C to 85°C		UNIT
			MIN	MAX	MIN	MAX	
fclock	Clock frequency			71		81	MHz
	Dulco duration	CLK high or low	7		6		
t _W	Pulse duration	CLR or PRE low	6.3		5.5		ns
t _{su}	Setup time, before CLK↓	J or K	5.6		4.9		ns
t _h	Hold time, after CLK↓	J or K	0		0		ns
t _{rec}	Recovery time, before CLK↓	CLR↑ or PRE↑	3.5		31		ns

timing requirements over recommended operating free-air temperature $_0$ range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted)

			−55° 125		_	-40°C to 85°C MIN MAX	
			MIN	MAX	MIN		
fclock	Clock frequency			100		114	MHz
	Pulse duration	CLK high or low	5		4.4	no	no
t _W		CLR or PRE low	4.5		3.9		ns
t _{su}	Setup time, before CLK↓	J or K	4		3.5		ns
th	Hold time, after CLK↓	J or K	0		0		ns
t _{rec}	Recovery time, before CLK↓	CLR↑ or PRE↑	2.5		2.2		ns

CD54AC112, CD74AC112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SCHS325 - JANUARY 2003

switching characteristics over recommended operating free-air temperature range, V_{CC} = 1.5 V, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55°C to 125°C		–40°C to 85°C		UNIT
	(111 01)	(6611 61)	MIN	MAX	MIN	MAX	
f _{max}			8		9		MHz
+=	CLK	Q or $\overline{\mathbb{Q}}$		129		117	20
^t PLH	CLR or PRE			153		139	ns
+	CLK	Q or Q		129		117	no
^t PHL	CLR or PRE			153		139	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55°C to 125°C		–40°C to 85°C		UNIT
		(6611 61)	MIN	MAX	MIN	MAX	
f _{max}			71		81		MHz
+	CLK	Q or Q	3.6	14.4	3.7	13.1	no
^t PLH	CLR or PRE		4.3	17.1	4.4	15.5	ns
t =	CLK	Q or $\overline{\mathbb{Q}}$	3.6	14.4	3.7	13.1	ns
^t PHL	CLR or PRE		4.3	17.1	4.4	15.5	


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55°C to 125°C		–40°C to 85°C		UNIT
	(1141 01)	(0011 01)	MIN	MAX	MIN	MAX	
f _{max}			100		114		MHz
+-	CLK	Q or $\overline{\mathbb{Q}}$	2.6	10.3	2.7	9.4	20
^t PLH	CLR or PRE		3.1	12.2	3.2	11.1	ns
t =	CLK	Q or $\overline{\mathbb{Q}}$	2.6	10.3	2.7	9.4	
^t PHL	CLR or PRE		3.1	12.2	3.2	11.1	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TYP	UNIT
[Power dissipation capacitance	56	pF

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and test-fixture capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_Γ = 3 ns, t_f = 3 ns. Phase relationships between waveforms are arbitrary.
 - D. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
 - E. The outputs are measured one at a time with one input transition per measurement.
 - F. tpLH and tpHL are the same as tpd.
 - G. tpzL and tpzH are the same as ten.
 - H. tpLz and tpHz are the same as tdis.
 - I. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms







.com 6-Dec-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD54AC112F3A	ACTIVE	CDIP	J	16	1	TBD	A42 SNPB	N / A for Pkg Type
CD74AC112E	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74AC112EE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD74AC112M	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC112M96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC112M96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD74AC112ME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

14 LEADS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated