SCLS040C - DECEMBER 1982 - REVISED FEBRUARY 1998

- 8-Bit Serial-In, Parallel-Out Shift Registers With Storage
- Independent Direct Overriding Clears on Shift and Storage Registers
- Independent Clocks for Both Shift and Storage Registers
- High-Current Outputs Can Drive Up to 15 LSTTL Loads
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


description

The 'HC594 devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Separate clocks and direct overriding clear (\overline{RCLR} , \overline{SRCLR}) inputs are provided on both the shift and storage registers. A serial ($Q_{H'}$) output is provided for cascading purposes.


Both the shift register (RCLK) and storage register (SRCLK) clocks are positive edge triggered. If both clocks are connected together, the shift register is always one count pulse ahead of the storage register.

The parallel (Q_A-Q_H) outputs have high-current capability. $Q_{H'}$ is a standard output.

SN54HC594 . . . J OR W PACKAGE SN74HC594 . . . D, DB, OR N PACKAGE (TOP VIEW)



SN54HC594 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


The SN54HC594 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74HC594 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, and W packages.



logic diagram (positive logic)





SCLS040C - DECEMBER 1982 - REVISED FEBRUARY 1998

absolute maximum ratings over operating free-air temperature range†

Supply voltage range, V _{CC}		0.5	V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see			
Output clamp current, IOK (VO < 0 or VO > VCO			
Continuous output current, I_O ($V_O = 0$ to V_{CC})			
Continuous current through V _{CC} or GND			±70 mA
Package thermal impedance, θ _{JA} (see Note 2)	: D package	′	113°C/W
	DB package	1	131°C/W
	N package		78°C/W
Storage temperature range, T _{sto}		-65°C 1	to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

			SI	N54HC59)4	SN74HC594		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
VCC	Supply voltage		2	5	6	2	5	6	V
		V _{CC} = 2 V	1.5			1.5			
VIH	High-level input voltage	V _{CC} = 4.5 V	3.15		7	3.15			V
		V _{CC} = 6 V	4.2	Á	15	4.2			
	Low-level input voltage	V _{CC} = 2 V	0	W.	0.5	0		0.5	
\vee_{IL}		V _{CC} = 4.5 V	0	Q	1.35	0		1.35	V
		V _{CC} = 6 V	0	0	1.8	0		1.8	
٧ _I	Input voltage		0,4	2	VCC	0		VCC	V
VO	Output voltage		0		VCC	0		VCC	V
		V _{CC} = 2 V	0		1000	0		1000	
t _t	Input transition (rise and fall) time	V _{CC} = 4.5 V	0		500	0		500	ns
		V _{CC} = 6 V	0		400	0		400	
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		vcc	T _A = 25°C			SN54H	IC594	SN74HC594		UNIT
PARAMETER	IES	TEST CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
			2 V	1.9	1.998		1.9		1.9		
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
			6 V	5.9	5.999		5.9		5.9		
Voн	VI = VIH or VIL	$Q_{H'}$, $I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		V
		Q_A-Q_H , $I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
		$Q_{H'}$, $I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2	FIN	5.34		
		$Q_{A}-Q_{H}$, $I_{OH} = -7.8 \text{ mA}$		5.48	5.8		5.2	N.	5.34		
	VI = VIH or VIL	Ι _{ΟL} = 20 μΑ	2 V		0.002	0.1	4	0.1		0.1	
			4.5 V		0.001	0.1	ζ)	0.1		0.1	
			6 V		0.001	0.1	20	0.1		0.1	
VOL		$Q_{H'}$, $I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26	Q.	0.4		0.33	V
		Q_A-Q_H , $I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
		$Q_{H'}$, $I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
		Q_A-Q_H , $I_{OL} = 7.8 \text{ mA}$	U V		0.15	0.26		0.4		0.33	
ΙΙ	VI = VCC or 0		6 V		±0.1	±100		±1000		±1000	nA
loz	VO = VCC or 0		6 V		±0.01	±0.5		±10		±5	μΑ
Icc	$V_I = V_{CC}$ or 0,	IO = 0	6 V			8		160		80	μΑ
C _i			2 V to 6 V		3	10		10		10	pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			V	T _A = :	25°C	SN54H	IC594	SN74H	IC594	UNIT
			VCC	MIN	MAX	MIN	MAX	MIN	MAX	ONIT
			2 V		5		3.3		4	
fclock	Clock frequency		4.5 V		25		17		20	MHz
			6 V		29		20		24	
			2 V	100		150		125		
		SRCLK or RCLK high or low	4.5 V	20		30		25		
+	Pulse duration		6 V	17		25		21		ns
t _W	i dise daration		2 V	100		150		125		113
		SRCLR or RCLR low	4.5 V	20		30		25		
			6 V	17		25		21		
		SER before SRCLK↑	2 V	90		135	2	110		
			4.5 V	18		27	7/4	22		
			6 V	15		23	PA	19		
		SRCLK↑ before RCLK↑†	2 V	90		135	,	110		
			4.5 V	18		27		22		
			6 V	15		23		19		
		SRCLR low before RCLK↑	2 V	50		75		63		
t _{su}	Setup time		4.5 V	10		15		13		ns
			6 V	9		13		11		
			2 V	20		20		20		
		SRCLR high (inactive) before SRCLK↑	4.5 V	10		10		10		
			6 V	10		10		10		
			2 V	5		5		5		
		RCLR high (inactive) before SRCLK↑	4.5 V	5		5		5		
				5		5		5		
			2 V	5		5		5		
th	Hold time, SER af	ter SRCLK↑	4.5 V	5		5		5		ns
			6 V	5		5		5		

[†] This setup time ensures the output register sees stable data from the shift-register outputs. The clocks may be tied together, in which case the output register is one clock pulse behind the shift register.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	V	T,	λ = 25°C	;	SN54F	IC594	SN74F	IC594	UNIT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
			2 V	5	8		3.3		4		
f _{max}			4.5 V	25	35		17		20		MHz
			6 V	29	40		20		24		
			2 V		50	150		225		185	
	SRCLK	$Q_{H'}$	4.5 V		20	30		45		37	
.			6 V		15	25		38		31	ne
^t pd			2 V		50	150		225		185	ns
	RCLK	Q _A –Q _H	4.5 V		20	30		45		37	
			6 V		15	25		38		31	
	SRCLR	Q _H ′	2 V		50	150	ζ),	225		185	
			4.5 V		20	30	$g_{Q_{\zeta}}$	45		37	
			6 V		15	25) V	38		31	ns
^t PHL	RCLR	Q _A -Q _H	2 V		50	125		185		155	
			4.5 V		20	25		37		31	
			6 V		15	21		31		26	
			2 V		38	75		110		95	
		$Q_{H'}$	4.5 V		8	15		22		19	
			6 V		6	13		19		16	ns
t _t		Q _A –Q _H	2 V		38	60		90		75	
			4.5 V		8	12		18		15	
			6 V		6	10		15		13	

switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	то	Vaa	T,	Վ = 25° C	;	SN54H	C594	SN74H	C594	UNIT
FARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
			2 V		90	200		300		250	
t _{pd}	RCLK	Q_A-Q_H	4.5 V		23	40		60		50	ns
			6 V		19	34		51		43	
	t _{PHL} RCLR Q _A -Q _H		2 V		90	200	Ž.	300		250	
t _{PHL}		Q _A –Q _H	4.5 V		23	40	, ,	60		50	ns
			6 V		19	34	γ_{Q_i}	51		43	
			2 V		45	210	N.	315		265	
t _t		Q _A –Q _H	4.5 V		17	42		63		53	ns
			6 V		13	36		53		45	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	395	pF



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and test-fixture capacitance.
 - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f = 6$ ns, $t_f = 6$ ns.
 - C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
 - D. The outputs are measured one at a time with one input transition per measurement.
 - E. tpLH and tpHL are the same as tpd.
 - F. tf and tr are the same as tt.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1998, Texas Instruments Incorporated